ics9248-50 Integrated Device Technology, ics9248-50 Datasheet - Page 4

no-image

ics9248-50

Manufacturer Part Number
ics9248-50
Description
Frequency Timing Generator For Pentium Ii Systems
Manufacturer
Integrated Device Technology
Datasheet
CPU_STOP# Timing Diagram
0278I—06/03/03
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
PCI_STOP# Timing Diagram
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
ICS9248-50
exist. This signal is synchronized to the CPUCLKs inside the ICS9248-50.
inside the ICS9248.
ICS9248-50
ICS9248-50
ICS9248-50
4

Related parts for ics9248-50