pca9506dgg NXP Semiconductors, pca9506dgg Datasheet - Page 9

• Manufacturer Part Number: pca9506dgg
• Description: Pca9505/pca9506 40-bit I2c-bus I/o Port With Reset, Oe And Int
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 3.
PCA9505_9506_3
Product data sheet
Register #
(hex)
Input Port registers
00
01
02
03
04
05
06
07
Output Port registers
08
09
0A
0B
0C
0D
0E
0F
Polarity Inversion registers
10
11
12
13
14
15
16
17
I/O Configuration registers
18
19
1A
1B
1C
1D
1E
1F
Register summary
D5
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
7.3 Register definitions
D4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
D3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
D2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
D1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
D0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Rev. 03 — 6 June 2007
Symbol
IP0
IP1
IP2
IP3
IP4
-
-
-
OP0
OP1
OP2
OP3
OP4
-
-
-
PI0
PI1
PI2
PI3
PI4
-
-
-
IOC0
IOC1
IOC2
IOC3
IOC4
-
-
-
40-bit I
Access
read only
read only
read only
read only
read only
-
-
-
read/write
read/write
read/write
read/write
read/write
-
-
-
read/write
read/write
read/write
read/write
read/write
-
-
-
read/write
read/write
read/write
read/write
read/write
-
-
-
2
C-bus I/O port with RESET, OE and INT
Description
Input Port register bank 0
Input Port register bank 1
Input Port register bank 2
Input Port register bank 3
Input Port register bank 4
reserved for future use
reserved for future use
reserved for future use
Output Port register bank 0
Output Port register bank 1
Output Port register bank 2
Output Port register bank 3
Output Port register bank 4
reserved for future use
reserved for future use
reserved for future use
Polarity Inversion register bank 0
Polarity Inversion register bank 1
Polarity Inversion register bank 2
Polarity Inversion register bank 3
Polarity Inversion register bank 4
reserved for future use
reserved for future use
reserved for future use
I/O Configuration register bank 0
I/O Configuration register bank 1
I/O Configuration register bank 2
I/O Configuration register bank 3
I/O Configuration register bank 4
reserved for future use
reserved for future use
reserved for future use
PCA9505/06
© NXP B.V. 2007. All rights reserved.
9 of 31