ml671000 Oki Semiconductor, ml671000 Datasheet - Page 10

no-image

ml671000

Manufacturer Part Number
ml671000
Description
Oki S Mcus - Ml671000oki S Cmos 32-bit Single-chip Microcontroller With Built-in Usb Device Controller
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ml671000GA
Manufacturer:
ROHM Semiconductor
Quantity:
278
Part Number:
ml671000GA
Manufacturer:
OKI
Quantity:
20 000
Universal Serial Bus (USB) Device Controller
External Memory Controller
Clock Control
1 Semiconductor
The USB device controller consists of a protocol engine to control the USB communications protocol, DPLL,
status/control, FIFO control, a USB transceiver, etc. The USB device controller conforms to USB spec. 1.1
full-speed (12Mbps) .
-
-
-
-
The external memory controller generates control signals for accessing external memory (ROM, RAM,
DRAM, etc.) and peripheral devices mapped in the external memory space, and arbitrates external bus
requests from external devices.
-
-
-
The clock controller generates and controls the system clock based on the internal oscillator circuit and phase
locked loop (PLL). It also controls the transitions to and from standby modes (HALT and STOP modes) and
returns to normal operation of mode.
-
EP0
EP1
EP2
EP3
Supports the 4 types of transfers that are specified by the USB standard.
(control transfer, bulk transfer, isochronous transfer, and interrupt transfer)
Remote wakeup function
Adaptable to USB bus powered devices
4 endpoint addresses
Manages memory by dividing the memory space into 4 banks
ROM, SRAM and I/O can be connected directly.
Outputs a strobe signal for the ROM, SRAM and I/O.
DRAM can be connected directly.
It offers a choice of divider ratio for adjusting operating clock frequency to match the load processing.
When using PLL:
Not using PLL:
Endpoint
2 banks of ROM, SRAM, and I/O
2 banks of DRAM
Each bank has a 16MB address space.
Bus width (8 or 16 bits) and wait cycles can be specified for each bank.
Row and column addresses are output as multiplexed signals.
Random access mode or high-speed page mode
Supports CAS before RAS refresh and self-refresh.
64 bytes
64 bytes
64 bytes
64 bytes
256 bytes
2
f, f/2, f/4, f/8
Endpoint FIFO contents and functions
f, f, f/2
FIFO contents
1 (transmit)
1 (receive)
1 (transmit-receive)
2 (transmit-receive)
2 (transmit-receive)
Control
Bulk, interrupt
Bulk, interrupt, isochronous
Bulk, interrupt, isochronous
Transfer mode
f = input clock frequency
FEDL671000-02
ML671000
10/25

Related parts for ml671000