mc68hc912bc32 Freescale Semiconductor, Inc, mc68hc912bc32 Datasheet - Page 262

no-image

mc68hc912bc32

Manufacturer Part Number
mc68hc912bc32
Description
M68hc12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
PRIO7–PRIO0— Local Priority
16.12 Programmer’s Model of Control Registers
The programmer’s model has been laid out for maximum simplicity and efficiency.
16.12.1 msCAN12 Module Control Register 0
CSWAI — CAN Stops in Wait Mode Bit
SYNCH — Synchronized Status Bit
TLNKEN — Timer Enable Flag
SLPAK — Sleep Mode Acknowledge Flag
SLPRQ — Sleep Request, Go To Sleep Mode Flag
262
msCAN12 Controller
This field defines the local priority of the associated message buffer. The local priority is used for the
internal prioritization process of the msCAN12 and is defined to be highest for the smallest binary
number. The msCAN12 implements this internal prioritization mechanism:
This bit indicates whether the msCAN12 is synchronized to the CAN bus and as such can participate
in the communication process.
This flag is used to establish a link between the msCAN12 and the on-chip timer. See
This flag indicates whether the msCAN12 is in module internal sleep mode. It shall be used as a
handshake for the sleep mode request. See
This flag requests the msCAN12 to go into an internal power-saving mode (see
Sleep
0 = The module is not affected during wait mode.
1 = The module ceases to be clocked during wait mode.
0 = msCAN12 is not synchronized to the CAN bus.
1 = msCAN12 is synchronized to the CAN bus.
0 = Port is connected to the timer input.
1 = msCAN12 timer signal output is connected to the timer input.
0 = Wakeup – The msCAN12 is not in sleep mode.
1 = Sleep – The msCAN12 is in sleep mode.
0 = Wakeup – The msCAN12 will function normally.
1 = Sleep request – The msCAN12 will go into sleep mode.
Mode).
All transmission buffers with a cleared TXE flag participate in the prioritization right before the
start of frame (SOF) is sent.
The transmission buffer with the lowest local priority field wins the prioritization.
In case of more than one buffer having the same lowest priority, the message buffer with the
lowest index number wins.
Address: $0100
Reset:
Read:
Write:
Figure 16-16. msCAN12 Module Control Register 0 (CMCR0)
Bit 7
0
0
= Unimplemented
6
0
0
M68HC12B Family Data Sheet, Rev. 9.1
CSWAI
5
1
16.7.1 msCAN12 Sleep
SYNCH
4
0
TLNKEN
3
0
SLPAK
2
0
Mode.
SLPRQ
1
0
16.7.1 msCAN12
Freescale Semiconductor
SFTRES
Bit 0
1
16.8 Timer
Link.

Related parts for mc68hc912bc32