mpc8306 Freescale Semiconductor, Inc, mpc8306 Datasheet - Page 14

no-image

mpc8306

Manufacturer Part Number
mpc8306
Description
Powerquicc Ii Pro Integrated Communications Processor Family Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc8306CVMABDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306CVMACDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306CVMADDCA
Manufacturer:
MAXIM
Quantity:
1 560
Part Number:
mpc8306CVMADDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306CVMAFDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306SCVMABDCA
Manufacturer:
FREESCAL
Quantity:
513
Part Number:
mpc8306SCVMABDCA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8306SCVMABDCA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mpc8306SCVMADDCA
Manufacturer:
FREESCAL
Quantity:
642
Part Number:
mpc8306SCVMAFDCA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mpc8306VMADDCA
Manufacturer:
FREESCALE
Quantity:
101
DDR2 SDRAM
The following table provides the DDR2 capacitance when GV
6.2
This section provides the AC electrical characteristics for the DDR2 SDRAM interface.
6.2.1
This table provides the input AC timing specifications for the DDR2 SDRAM (GV
The following table provides the input AC timing specifications for the DDR2 SDRAM interface.
14
At recommended operating conditions with GV
At recommended operating conditions with GV
Output high current (V
Output low current (V
Notes:
1. GV
2. MVREF is expected to be equal to 0.5  GV
3. V
4. Output leakage is measured with all outputs disabled, 0 V
Input/output capacitance: DQ, DQS
Delta input/output capacitance: DQ, DQS
Note:
1. This parameter is sampled. GV
AC input low voltage
AC input high voltage
Controller skew for MDQS—MDQ/MDM
noise on MVREF may not exceed ±2% of the DC value.
equal to MVREF. This rail should track variations in the DC level of MVREF.
V
TT
OUT
MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 2
DD
is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be
Parameter/Condition
(peak-to-peak) = 0.2 V.
is expected to be within 50 mV of the DRAM GV
Table 12. DDR2 SDRAM DC Electrical Characteristics for GV
DDR2 SDRAM AC Electrical Characteristics
DDR2 SDRAM Input AC Timing Specifications
Parameter
Parameter/Condition
Table 14. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
Parameter
OUT
OUT
= 0.280 V)
= 1.35 V)
Table 13. DDR2 SDRAM Capacitance for GV
Table 15. DDR2 SDRAM Input AC Timing Specifications
DD
= 1.8 V ± 0.100 V, f = 1 MHz, T
DD
DD
Symbol
I
of 1.8 V± 100mV.
of 1.8V ± 100mV.
I
OH
OL
DD
Symbol
V
, and to track GV
V
IH
IL
Symbol
t
CISKEW
DD
at all times.
Symbol
MVREF + 0.25
C
V
C
–13.4
DIO
13.4
Min
OUT
IO
DD
Min
A
DC variations as measured at the receiver. Peak-to-peak

= 25 °C, V
GV
DD
DD
Min
.
Min
(typ) = 1.8 V.
6
DD
OUT
(typ) = 1.8 V
DD
= GV
MVREF – 0.25
(typ) = 1.8 V (continued)
Max
DD
Max
 2,
Max
Max
0.5
8
DD
Freescale Semiconductor
(typ) = 1.8 V).
Unit
Unit
Unit
Unit
mA
mA
pF
pF
ps
V
V
Note
Note
Note
Note
1, 2
1
1

Related parts for mpc8306