at83c5122 ATMEL Corporation, at83c5122 Datasheet - Page 118

no-image

at83c5122

Manufacturer Part Number
at83c5122
Description
At83c5123 C51 Microcontroller With Usb And Smart Card Reader Interfaces
Manufacturer
ATMEL Corporation
Datasheet
118
AT8xC5122/23
Table 65. USB Global Interrupt Register - USBINT (S:BDh)
Reset Value = 0000 0000b
Bit Number
7 - 6
2-1
7
5
4
3
0
-
Mnemonic Description
WUPCPU
EEORINT
SOFINT
SPINT
Bit
6
-
-
-
Reserved
The value read from these bits is always 0. Do not change these bits.
Wake-up CPU Interrupt
This bit is set by hardware when the USB controller is in SUSPEND state and is
re-activated by a non-idle signal FROM USB line (not by an upstream resume).
This triggers a USB interrupt when EWUPCPU is set in the Table on page 119.
When receiving this interrupt, user has to enable all USB clock inputs.
This bit should be cleared by software (USB clocks must be enabled before).
End of Reset Interrupt
This bit is set by hardware when a End of Reset has been detected by the USB
controller. This triggers a USB interrupt when EEORINT is set in the Table on
page 119.
This bit should be cleared by software.
Start Of Frame Interrupt
This bit is set by hardware when an USB Start Of Frame PID (SOF) has been
detected. This triggers a USB interrupt when ESOFINT is set in the Table on
page 119.
This bit should be cleared by software.
Reserved
The value read from these bits is always 0. Do not change these bits.
Suspend Interrupt
This bit is set by hardware when a USB Suspend (Idle bus for three frame
periods: a J state for 3 ms) is detected. This triggers a USB interrupt when
ESPINT is set in USBIEN register (Table 66 on page 119).
This bit must be cleared by software before powering the microcontroller down
as it disables the USB pads to reduce the power consumption.
WUPCPU
5
EORINT
4
SOFINT
3
2
-
1
-
4202E–SCR–06/06
SPINT
0

Related parts for at83c5122