lan8187 Standard Microsystems Corp., lan8187 Datasheet - Page 14

no-image

lan8187

Manufacturer Part Number
lan8187
Description
Lan8187/lan8187i ?15kv Esd Protected Mii/rmii 10/100 Ethernet Transceiver With Hp Auto-mdix & Flexpwr Technology
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan8187-JT
Manufacturer:
Standard
Quantity:
1 040
Part Number:
lan8187-JT
Manufacturer:
STM
Quantity:
5 362
Part Number:
lan8187-JT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan8187-JT
Quantity:
114
Part Number:
lan8187I-JT
Manufacturer:
EUPEC
Quantity:
92
Part Number:
lan8187I-JT
Manufacturer:
Standard
Quantity:
285
Revision 1.5 (01-10-08)
SIGNAL NAME
SIGNAL NAME
SIGNAL NAME
SPEED100/
SPEED100/
FDUPLEX/
FDUPLEX/
ACTIVITY/
ACTIVITY/
PHYAD0
PHYAD1
PHYAD2
PHYAD3
PHYAD4
PHYAD3
PHYAD2
PHYAD1
PHYAD0
RX_DV
GPO1/
MDIO
LINK/
LINK/
MDC
CRS
Table 3.4 Boot Strap Configuration Inputs
TYPE
TYPE
TYPE
I/O
I/O
I/O
I/O
Table 3.3 Management Signals
I/O
I/O
I/O
I/O
I/O
I/O
O
O
I
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX & flexPWR
Table 3.2 LED Signals
DATASHEET
Carrier Sense: Indicates detection of carrier.
Receive Data Valid: Indicates that recovered and decoded data
nibbles are being presented on RXD[3:0].
Note:
LED1 – SPEED100 indication. Active indicates that the selected
speed is 100Mbps. Inactive indicates that the selected speed is
10Mbps.
Note:
LED2 – LINK ON indication. Active indicates that the Link
(100Base-TX or 10Base-T) is on.
Note:
LED3 – ACTIVITY indication. Active indicates that there is
Carrier sense (CRS) from the active PMD.
Note:
LED4 – DUPLEX indication. Active indicates that the PHY is in
full-duplex mode.
Note:
Management Data Input/OUTPUT: Serial management data
input/output.
Management Clock: Serial management clock.
PHY Address Bit 4: set the default address of the PHY. This
signal is mux’d with GPO1
PHY Address Bit 3: set the default address of the PHY.
Note:
PHY Address Bit 2: set the default address of the PHY.
Note:
PHY Address Bit 1: set the default address of the PHY.
Note:
PHY Address Bit 0: set the default address of the PHY.
Note:
14
This pin has an internal pull-down resistor, and must not
be high during reset. This signal is not used in RMII
Mode.
This signal is mux’d with PHYAD0
This signal is mux’d with PHYAD1
This signal is mux’d with PHYAD2
This signal is mux’d with PHYAD3
This signal is mux’d with FDUPLEX
This signal is mux’d with ACTIVITY
This signal is mux’d with LINK
This signal is mux’d with SPEED100
DESCRIPTION
DESCRIPTION
DESCRIPTION
a
SMSC LAN8187/LAN8187i
TM
Datasheet
Technology

Related parts for lan8187