lan9218i Standard Microsystems Corp., lan9218i Datasheet - Page 109

no-image

lan9218i

Manufacturer Part Number
lan9218i
Description
Lan9218i High-performance Single-chip 10/100 Ethernet Controller With Hp Auto-mdix And Industrial Temperature Support
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan9218i-MT
Manufacturer:
Standard
Quantity:
1 981
Part Number:
lan9218i-MT
Manufacturer:
SMSC
Quantity:
6
Part Number:
lan9218i-MT
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan9218i-MT
0
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Datasheet
SMSC LAN9218i
5.5.9
ADDRESS
15-8
MODE
7:5
4:0
000
001
010
011
100
101
110
111
Special Modes
Note 5.5
Reserved
MODE: PHY Mode of operation. Refer to
PHYAD: PHY Address:
The PHY Address is used for the SMI address.
10Base-T Half Duplex. Auto-negotiation disabled.
10Base-T Full Duplex. Auto-negotiation disabled.
100Base-TX Half Duplex. Auto-negotiation disabled.
CRS is active during Transmit & Receive.
100Base-TX Full Duplex. Auto-negotiation disabled.
CRS is active during Receive.
100ase-TX Half Duplex is advertised. Auto-
negotiation enabled.
CRS is active during Transmit & Receive.
Repeater mode. Auto-negotiation enabled.
100Base-TX Half Duplex is advertised.
CRS is active during Receive.
Reserved - Do not set the LAN9218i in this mode.
All capable. Auto-negotiation enabled.
Index (In Decimal):
When MODE=111, the register 0 bits 13 and 8 are variable dependant on the auto-
negotiated speed and duplex.
MODE DEFINITIONS
Table 5.9 MODE Control
DESCRIPTION
18
DATASHEET
109
Table 5.9
Size:
for more details.
DEFAULT REGISTER BIT VALUES
REGISTER 0
[13,12,10,8]
Note 5.5
X10X
0000
0001
1000
1001
1100
1100
N/A
16-bits
NASR
NASR
NASR
TYPE
RW,
RW,
RW,
REGISTER 4
Revision 2.3 (08-06-08)
[8,7,6,5]
0100
0100
1111
N/A
N/A
N/A
N/A
N/A
DEFAULT
Table 5.9
00001b
See

Related parts for lan9218i