w25q80bv Winbond Electronics Corp America, w25q80bv Datasheet - Page 29

no-image

w25q80bv

Manufacturer Part Number
w25q80bv
Description
8m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
w25q80bvC1D
Quantity:
1 000
Company:
Part Number:
w25q80bvC1D
Quantity:
1 000
Part Number:
w25q80bvIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSIG
Manufacturer:
WINBOND
Quantity:
21 660
Part Number:
w25q80bvSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSSIG
Manufacturer:
Winbond
Quantity:
2 100
Part Number:
w25q80bvSSIG
Manufacturer:
WINBOND
Quantity:
192
Part Number:
w25q80bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSSIG
0
Company:
Part Number:
w25q80bvSSIG
Quantity:
28
Company:
Part Number:
w25q80bvSSIG
Quantity:
28
Part Number:
w25q80bvUXIG
Manufacturer:
RICHTEK
Quantity:
3 492
Part Number:
w25q80bvZPIG
Manufacturer:
ATMEL
Quantity:
401
W25Q80BV
10.2.14 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO
and IO
. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
0
1
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 13a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS
is raised and then lowered) does not require the BBh instruction code, as shown in figure 13b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before
issuing normal instructions (See 10.2.20 for detail descriptions).
Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4  10)
Publication Release Date: March 26, 2009
- 29 -
Preliminary - Revision A

Related parts for w25q80bv