cy62127dv30ll-70zsi Cypress Semiconductor Corporation., cy62127dv30ll-70zsi Datasheet - Page 5

no-image

cy62127dv30ll-70zsi

Manufacturer Part Number
cy62127dv30ll-70zsi
Description
1 Mb 64k X 16 Static Ram
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
Document #: 38-05229 Rev. *D
Switching Characteristics
Read Cycle
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Write Cycle
t
t
t
t
t
t
t
t
t
t
t
Notes:
11. Test conditions assume signal transition time of 1V/ns or less, timing reference levels of V
12. At any given temperature and voltage condition, t
13. If both byte enables are toggled together, this value is 10 ns.
14. t
15. The internal Write time of the memory is defined by the overlap of WE, CE = V
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
DBE
LZBE
HZBE
WC
SCE
AW
HA
SA
PWE
BW
SD
HD
HZWE
LZWE
specified I
given device.
of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates
the write.
HZOE
Parameter
[13]
, t
HZCE
OL
[15]
, t
.
HZBE
, and t
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
CE LOW to Low Z
CE HIGH to High Z
CE LOW to Power-up
CE HIGH to Power-down
BLE/BHE LOW to Data Valid
BLE/BHE LOW to Low Z
BLE/BHE HIGH to High-Z
Write Cycle Time
CE LOW to Write End
Address Set-up to Write End
Address Hold from Write End
Address Set-up to Write Start
WE Pulse Width
BLE/BHE LOW to Write End
Data Set-up to Write End
Data Hold from Write End
WE LOW to High Z
WE HIGH to Low Z
HZWE
transitions are measured when the outputs enter a high-impedance state.
Description
(Over the Operating Range)
[12]
[12]
[12,14]
[12,14]
[12]
[12,14]
HZCE
[12]
is less than t
[12,14]
CY62127DV30-45
LZCE
Min.
45
10
10
45
40
40
35
40
25
10
5
0
5
0
0
0
, t
HZBE
[11]
IL
is less than t
, BHE and/or BLE = V
Max.
45
45
25
15
20
45
45
15
15
CC(typ.)
[8]
LZBE
CY62127DV30-55
/2, input pulse levels of 0 to V
, t
Min.
HZOE
55
10
10
55
40
40
40
40
25
10
5
0
5
0
0
0
IL
. All signals must be ACTIVE to initiate a write and any
is less than t
Max.
55
55
25
20
20
55
55
20
20
LZOE
, and t
CY62127DV30-70
CC(typ.)
Min.
HZWE
CY62127DV30
70
10
10
70
60
60
50
60
30
5
0
5
0
0
0
5
, and output loading of the
is less than t
Max.
70
70
35
25
25
70
70
25
25
MoBL
Page 5 of 12
LZWE
for any
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
®

Related parts for cy62127dv30ll-70zsi