cy14b101l Cypress Semiconductor Corporation., cy14b101l Datasheet - Page 10

no-image

cy14b101l

Manufacturer Part Number
cy14b101l
Description
1-mbit 128k X 8 Nvsram
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cy14b101l-SZ45XC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy14b101lA-BA25XI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy14b101lA-BA25XIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy14b101lA-BA45XI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy14b101lA-BA45XIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy14b101lA-SP25XI
Manufacturer:
ALTERA
0
Part Number:
cy14b101lA-SP25XI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy14b101lA-SP25XIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy14b101lA-SP45XI
Manufacturer:
CY
Quantity:
35 792
Part Number:
cy14b101lA-SP45XI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy14b101lA-SZ25XI
0
Part Number:
cy14b101lA-SZ45XI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
cy14b101lA-SZ45XIT
Manufacturer:
LT
Quantity:
5 661
Document #: 001-06400 Rev. *D
Switching Waveforms
Notes:
AutoStore/Power-Up RECALL
Software Controlled STORE/RECALL Cycle
Hardware STORE Cycle
12. t
13. If an SRAM Write has not taken place since the last nonvolatile cycle, no STORE will take place.
14. Industrial Grade Devices require 15ms Max
15. The software sequence is clocked with CE controlled or OE controlled READs.
16. The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.
17. A 600 Ohm resistor must be connected to HSB for using the Software Command
18. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
19. Commands like STORE and RECALL lock out I/O until operation is complete which further increases this time. See specific command.
20. Read and Write cycles in progress before HSB are given this amount of time to complete.
21. HSB must remain HIGH during READ and WRITE cycles.
t
t
V
t
t
t
t
t
t
t
t
t
HRECALL
STORE
VCCRISE
RC
AS
CW
GLAX
RECALL
SS
DELAY
HLHX
SWITCH
DQ (DATA OUT)
Parameter
Parameter
HRECALL
[18,19]
Parameter
ADDRESS
[20]
[13,14]
[12]
starts from the time V
Time allowed to complete SRAM Cycle
Hardware STORE Pulse Width
STORE/RECALL Initiation Cycle Time
Address Set-Up Time
Clock Pulse Width
Address Hold Time
RECALL Duration
Soft Sequence Processing Time
Power-Up RECALL Duration
STORE Cycle Duration
Low Voltage Trigger Level
VCC Rise Time
CC
rises above V
Figure 3. SRAM Read Cycle #1: Address Controlled
Description
t
OHA
SWITCH.
Description
Description
t
AA
PRELIMINARY
[15,16, 17]
t
Min.
RC
25
20
0
1
25 ns part
Max.
50
70
DATA VALID
Min.
35
25
Min.
0
1
150
35 ns part
CY14B101L
[8,9,21]
Min
Max.
15
1
50
70
CY14B101L
Max.
12.5
2.65
20
Min.
45
30
0
1
45 ns part
Max
CY14B101L
70
Max.
Page 10 of 19
50
70
Unit
ms
ms
μs
V
Unit
μs
ns
Unit
ns
ns
ns
ns
μs
μs
[+] Feedback

Related parts for cy14b101l