tmp86fh46bng TOSHIBA Semiconductor CORPORATION, tmp86fh46bng Datasheet - Page 125

no-image

tmp86fh46bng

Manufacturer Part Number
tmp86fh46bng
Description
8 Bit Microcontroller Tlcs-870/c Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP86FH46BNG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
10.3.3
10.3.2.3
10.3.3.1
Transmit, receive and transmit/receive mode are selected by using SIOCR1<SIOM>.
Transfer modes
(2)
(1)
(2)
(1)
Transmit mode is selected by writing “00B” to SIOCR1<SIOM>.
Transmit/receive mode
Transmit mode
ceived sequentially beginning with the least significant bit (Bit0).
ta is transferred sequentially beginning with the most significant bit (Bit7) and the data is received se-
quentially beginning with the most significant (Bit7).
ta is transferred sequentially beginning with the least significant bit (Bit0) and the data is received se-
quentially beginning with the least significant (Bit0).
SIOCR1<SCK>. Transfer direction is selected by using SIOCR1<SIODIR>.
cleared to “0”.
of SCK pin.
SIOCR1<SIODIR>, synchronizing with the SCK pin's falling edge.
clock falling edge.
ferred to shift register, then the INTSIO interrupt request is generated, synchronizing with the next fall-
ing edge on SCK pin.
Note 1: In internal clock operation, when SIOCR1<SIOS> is set to "1", transfer mode does not start with-
Note 2: In internal clock operation, when the SIOCR1<SIOS> is set to "1", SIOTDB is transferred to
Note 3: In external clock operation, when the falling edge is input from SCK pin after SIOCR1<SIOS>
LSB receive mode is selected by setting SIOCR1<SIODIR> to “1”, in which case the data is re-
MSB transmit/receive mode are selected by setting SIOCR1<SIODIR> to “0” in which case the da-
LSB transmit/receive mode are selected by setting SIOCR1<SIODIR> to “1”, in which case the da-
Transmit mode is selected by setting “00B” to SIOCR1<SIOM>. Serial clock is selected by using
When a transmit data is written to the transmit buffer register (SIOTDB), SIOSR<TXF> is
After SIOCR1<SIOS> is set to “1”, SIOSR<SIOF> is set synchronously to “1” the falling edge
The data is transferred sequentially starting from SO pin with the direction of the bit specified by
SIOSR<SEF> is kept in high level, between the first clock falling edge of SCK pin and eighth
SIOSR<TXF> is set to “1” at the rising edge of pin after the data written to the SIOTDB is trans-
LSB receive mode
MSB transmit/receive mode
LSB transmit/receive mode
Starting the transmit operation
out writing a transmit data to the transmit buffer register (SIOTDB).
shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output
from SCK pin.
is set to "1", SIOTDB is transferred to shift register immediately.
Page 107
TMP86FH46BNG

Related parts for tmp86fh46bng