lpc1114fn28/102 NXP Semiconductors, lpc1114fn28/102 Datasheet - Page 29

• Manufacturer Part Number: lpc1114fn28/102
• Description: 32-bit Arm Cortex-m0 Microcontroller; Up To 32 Kb Flash And 8 Kb Sram
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC1110_11_12_13_14
Product data sheet
7.8.1 Features
7.9.1 Features
7.8 UART
7.9 SPI serial I/O controller
The LPC1110/11/12/13/14 contain one UART.
Support for RS-485/9-bit mode allows both software address detection and automatic
address detection using 9-bit mode.
The UART includes a fractional baud rate generator. Standard baud rates such as
115200 Bd can be achieved with any crystal frequency above 2 MHz.
The LPC1110/11/12/13/14 contain two SPI controllers on the LQFP48 package and one
SPI controller on the HVQFN33/TSSOP28/DIP28/TSSOP20/SO20 packages (SPI0).
Both SPI controllers support SSP features.
The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can
interact with multiple masters and slaves on the bus. Only a single master and a single
slave can communicate on the bus during a given data transfer. The SPI supports full
duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the
slave and from the slave to the master. In practice, often only one of these data flows
carries meaningful data.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
On the LPC111x/002/102/202/302, all GPIO pins (except PIO0_4 and PIO0_5) are
pulled up to 3.3 V (V
block.
Programmable open-drain mode for parts LPC111x/002/102/202/302.
Maximum UART data bit rate of 3.125 MBit/s.
16 Byte Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
FIFO control mechanism that enables software flow control implementation.
Support for RS-485/9-bit mode.
Support for modem control.
Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National
Semiconductor Microwire buses
Synchronous serial communication
Master or slave operation
8-frame FIFOs for both transmit and receive
4-bit to 16-bit frame
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 2 November 2011
DD
= 3.3 V) if their pull-up resistor is enabled in the IOCONFIG
LPC1110/11/12/13/14
32-bit ARM Cortex-M0 microcontroller
© NXP B.V. 2011. All rights reserved.
29 of 84