lpc2939fbd208 NXP Semiconductors, lpc2939fbd208 Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
lpc2939fbd208
Manufacturer Part Number
lpc2939fbd208
Description
Arm9 Microcontroller With Can, Lin, And Usb
Manufacturer
NXP Semiconductors
Datasheet
1.LPC2939FBD208.pdf
(98 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2939FBD208
Manufacturer:
NXP
Quantity:
105 000
Company:
Part Number:
lpc2939fbd208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC2939_1
Preliminary data sheet
6.10.1 DMA support for peripherals
6.10 General Purpose DMA (GPDMA) controller
Usage of the idle/turn-around time (IDCY) is demonstrated In
are added between a read and a write cycle in the same external memory device.
Address pins on the device are shared with other functions. When connecting external
memories, check that the I/O pin is programmed for the correct function. Control of these
settings is handled by the SCU.
The GPDMA controller allows peripheral-to memory, memory-to-peripheral,
peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream
provides unidirectional serial DMA transfers for a single source and destination. For
example, a bidirectional port requires one stream for transmit and one for receives. The
source and destination areas can each be either a memory region or a peripheral, and
can be accessed through the same AHB master or one area by each master.
The GPDMA controls eight DMA channels with hardware prioritization. The DMA
controller interfaces to the system via two AHB bus masters, each with a full 32-bit data
bus width. DMA operations may be set up for 8-bit, 16-bit, and 32-bit data widths, and can
be either big-endian or little-endian. Incrementing or non-incrementing addressing for
source and destination are supported, as well as programmable DMA burst size. Scatter
or gather DMA is supported through the use of linked lists. This means that the source
and destination areas do not have to occupy contiguous areas of memory.
The GPDMA supports the following peripherals: SPI0/1/2 and UART0/1. The GPDMA can
access both embedded SRAM blocks (16 kB and 32 kB), both TCMs, external static
memory, and flash memory.
Fig 7.
CLK(SYS)
WE
OE
CS
A
D
WSTOEN = 2, WSTWEN = 4, WST1 = 6, WST2 = 4, IDCY = 5
Reading/writing external memory
WSTOEN
Rev. 01 — 11 June 2009
WST1
ARM9 microcontroller with CAN, LIN, and USB
IDCY
WSTWEN
Figure
WST2
7. Extra wait states
LPC2939
© NXP B.V. 2009. All rights reserved.
002aae706
28 of 98