m37702s1afp Mitsumi Electronics, Corp., m37702s1afp Datasheet - Page 18

no-image

m37702s1afp

Manufacturer Part Number
m37702s1afp
Description
Single-chip 16-bit Cmos Microcomputer
Manufacturer
Mitsumi Electronics, Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M37702S1AFP
Manufacturer:
MITSUBISHI
Quantity:
5 510
Part Number:
M37702S1AFP
Manufacturer:
MITSUBISHI
Quantity:
10 000
Part Number:
M37702S1AFP
Quantity:
10
(2) Event counter mode [01]
Figure 15 shows the bit configuration of the timer Ai mode register
during event counter mode. In event counter mode, the bit 0 of the
timer Ai mode register must be “1” and bit 1 and 5 must be “0”.
The input signal from the TAi
flag shown in Figure 13 is “1“ and counting is stopped when it
is “0”.
Count is performed at the fall of the input signal when bit 3 is “0”
and at the rise of the signal when it is “1”.
In event counter mode, whether to increment or decrement the
count can be selected with the up-down flag or the input signal
from the TAi
When bit 4 of the timer Ai mode register is “0”, the up-down flag is
used to determine whether to increment or decrement the count
(decrement when the flag is “0” and increment when it is “1”). Fig-
ure 16 shows the bit configuration of the up-down flag.
When bit 4 of the timer Ai mode register is “1”, the input signal
from the TAi
decrement the count. However, note that bit 2 must be “0” if bit 4
is “1” because if bit 2 is “1”, TAi
pulse output.
The count is decremented when the input signal from the TAi
pin is “L” and incremented when it is “H”. Determine the level of
the input signal from the TAi
the TAi
An interrupt request signal is generated and the interrupt request
bit in the timer Ai interrupt control register is set when the counter
reaches 0000
At the same time, the contents of the reload register is transferred
to the counter and the count is continued.
When bit 2 is “1” and the counter reaches 0000
count) or FFFF
ity is output from TAi
If bit 2 is “0”, TAi
ever, if bit 4 is “1“ and the TAi
output from the pin changes the count direction. Therefore, bit 4
should be “0” unless the output from the TAi
to select the count direction.
18
IN
pin.
OUT
OUT
16
16
pin.
pin is used to determine whether to increment or
(decrement count) or FFFF
OUT
(increment count), the waveform reversing polar-
OUT
pin can be used as a normal port pin. How-
pin.
IN
OUT
OUT
OUT
pin is counted when the count start
pin before valid edge is input to
pin is used as an output pin, the
pin becomes an output pin with
16
OUT
(increment count).
pin is to be used
16
(decrement
M37702M2AXXXFP, M37702M2BXXXFP
OUT
Fig. 15 Timer Ai mode register bit configuration during event
Fig. 16 Up-down flag bit configuration
M37702S1AFP, M37702S1BFP
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
counter mode
0
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
0 1
MITSUBISHI MICROCOMPUTERS
Up-down flag
Timer A0 up-down flag
Timer A1 up-down flag
Timer A2 up-down flag
Timer A3 up-down flag
Timer A4 up-down flag
Timer A2 two-phase pulse signal processing
selection bit
Timer A3 two-phase pulse signal processing
selection bit
Timer A4 two-phase pulse signal processing
selection bit
Timer A0 mode register
Timer A1 mode register
Timer A2 mode register
Timer A3 mode register
Timer A4 mode register
0 1 : Always “01” in event counter
0 : Two-phase pulse signal processing disabled
1 : Two-phase pulse signal processing mode
0 : Two-phase pulse signal processing disabled
1 : Two-phase pulse signal processing mode
0 : Two-phase pulse signal processing disabled
1 : Two-phase pulse signal processing mode
0 : No pulse output
1 : Pulse output
0 : Count at the falling edge of input
1 : Count at the rising edge of input
0 : Increment or decrement according
1 : Increment or decrement according
0 : Always “0” in event counter mode
: Not used in event counter mode
mode
signal
signal
to up-down flag
to TAi
OUT
pin input signal level
Addresses
Address
56
57
58
59
5A
44
16
16
16
16
16
16

Related parts for m37702s1afp