xr16m654 Exar Corporation, xr16m654 Datasheet - Page 8

no-image

xr16m654

Manufacturer Part Number
xr16m654
Description
1.62v To 3.63v Quad Uart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16m654DIV64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16m654DIV64-F
Quantity:
2 343
Company:
Part Number:
xr16m654DIV64TR-F
Quantity:
5 000
Company:
Part Number:
xr16m654DIV64TR-F
Quantity:
5 000
Part Number:
xr16m654IJ
Manufacturer:
EXAR
Quantity:
300
Part Number:
xr16m654IJ68-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m654IL48-F
Manufacturer:
EXAR
Quantity:
200
Part Number:
xr16m654IL48-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16m654IQ100-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m654IV64-F
Manufacturer:
EXAR
Quantity:
300
Part Number:
xr16m654IV64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m654IV64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16m654IV80-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16M654/654D
1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO
Pin Description
MODEM OR SERIAL I/O INTERFACE
CTSC#
CTSD#
DTRA#
DTRB#
DTRC#
DTRD#
FSRS#
RTSA#
RTSB#
RTSC#
RTSD#
CTSA#
CTSB#
IRTXA
IRTXB
IRTXC
IRTXD
N
RXA
RXB
RXC
RXD
TXA
TXB
TXC
TXD
AME
48-QFN
P
28
30
48
13
22
36
11
25
33
12
23
35
IN
6
8
3
1
-
-
-
-
-
-
-
-
-
#
64-LQFP
P
10
39
41
62
20
29
51
13
36
44
16
33
47
15
34
46
IN
8
5
2
3
-
-
-
-
-
#
68-PLCC
P
17
19
51
53
29
41
63
14
22
48
56
25
45
59
12
24
46
58
11
IN
7
-
-
-
-
-
#
80-LQFP
P
10
12
50
52
77
25
37
65
15
47
55
18
44
58
17
45
57
IN
7
4
5
-
-
-
-
-
#
100-QFP
8
P
76
14
16
65
67
24
57
75
97
34
47
85
19
62
70
22
59
73
21
60
72
IN
11
6
8
9
#
T
YPE
O
O
O
O
I
I
I
FIFO Status Register Select (active low
input with internal pull-up).
The content of the FSTAT register is placed
on the data bus when this pin becomes
active. However it should be noted, D0-D3
contain the inverted logic states of TXRDY#
A-D pins, and D4-D7 the logic states (un-
inverted) of RXRDY# A-D pins. A valid
address is not required when reading this
status register.
UART channels A-D Transmit Data and
infrared transmit data. Standard transmit
and receive interface is enabled when
MCR[6] = 0. In this mode, the TX signal will
be a logic 1 during reset, or idle (no data).
Infrared IrDA transmit and receive interface
is enabled when MCR[6] = 1. In the Infra-
red mode, the inactive state (no data) for
the Infrared encoder/decoder interface is a
logic 0.
UART channel A-D Infrared Transmit Data.
The inactive state (no data) for the Infrared
encoder/decoder interface is LOW.
Regardless of the logic state of MCR bit-6,
this pin will be operating in the Infrared
mode.
UART channel A-D Receive Data or infra-
red receive data. Normal receive data input
must idle HIGH.
UART channels A-D Request-to-Send
(active low) or general purpose output. This
output must be asserted prior to using auto
RTS flow control, see EFR[6], MCR[1], and
IER[6]. Also see
puts are not used, leave them unconnected.
UART channels A-D Clear-to-Send (active
low) or general purpose input. It can be
used for auto CTS flow control, see EFR[7],
and IER[7]. Also see
inputs should be connected to VCC when
not used.
UART channels A-D Data-Terminal-Ready
(active low) or general purpose output. If
these outputs are not used, leave them
unconnected.
D
ESCRIPTION
Figure 12
Figure 12
. If these out-
. These
REV. 1.0.0

Related parts for xr16m654