xr16v2752il Exar Corporation, xr16v2752il Datasheet - Page 50
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16v2752il
Manufacturer Part Number
xr16v2752il
Description
High Performance Duart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16V2752IL.pdf
(51 pages)
XR16V2752
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
GENERAL DESCRIPTION ................................................................................................ 1
PIN DESCRIPTIONS ........................................................................................................ 3
1.0 PRODUCT DESCRIPTION....................................................................................................................... 6
2.0 FUNCTIONAL DESCRIPTIONS............................................................................................................... 7
3.0 UART INTERNAL REGISTERS ............................................................................................................. 21
4.0 INTERNAL REGISTERS DESCRIPTIONS ............................................................................................ 23
A
F
O
EATURES
PPLICATIONS
2.1 CPU INTERFACE................................................................................................................................................. 7
2.2 5-VOLT TOLERANT INPUTS .............................................................................................................................. 7
2.3 DEVICE RESET ................................................................................................................................................... 7
2.4 DEVICE IDENTIFICATION AND REVISION........................................................................................................ 7
2.5 CHANNEL A AND B SELECTION....................................................................................................................... 7
2.6 CHANNEL A AND B INTERNAL REGISTERS ................................................................................................... 8
2.7 DMA MODE.......................................................................................................................................................... 8
2.8 INTA AND INTB OUTPUTS ................................................................................................................................. 9
2.9 CRYSTAL OSCILLATOR OR EXTERNAL CLOCK INPUT ................................................................................ 9
2.10 PROGRAMMABLE BAUD RATE GENERATOR WITH FRACTIONAL DIVISOR.......................................... 10
2.11 TRANSMITTER ................................................................................................................................................ 12
2.12 RECEIVER ....................................................................................................................................................... 13
2.13 AUTO RTS (HARDWARE) FLOW CONTROL ................................................................................................ 15
2.14 AUTO RTS HYSTERESIS............................................................................................................................... 15
2.15 AUTO RS485 HALF-DUPLEX CONTROL ..................................................................................................... 15
2.16 AUTO CTS FLOW CONTROL ........................................................................................................................ 15
2.17 AUTO XON/XOFF (SOFTWARE) FLOW CONTROL...................................................................................... 17
2.18 SPECIAL CHARACTER DETECT .................................................................................................................. 17
2.19 INFRARED MODE ........................................................................................................................................... 18
2.20 SLEEP MODE WITH AUTO WAKE-UP.......................................................................................................... 19
2.21 INTERNAL LOOPBACK ................................................................................................................................. 20
4.1 RECEIVE HOLDING REGISTER (RHR) - READ- ONLY .................................................................................. 23
4.2 TRANSMIT HOLDING REGISTER (THR) - WRITE-ONLY ............................................................................... 23
4.3 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE................................................................................. 23
RDERING INFORMATION
F
F
F
T
T
T
T
F
F
T
F
F
F
F
F
T
F
F
T
T
IGURE
IGURE
IGURE
ABLE
ABLE
ABLE
ABLE
IGURE
IGURE
ABLE
IGURE
IGURE
IGURE
IGURE
IGURE
ABLE
IGURE
IGURE
ABLE
ABLE
2.11.1 TRANSMIT HOLDING REGISTER (THR) - WRITE ONLY ......................................................................................... 12
2.11.2 TRANSMITTER OPERATION IN NON-FIFO MODE .................................................................................................. 12
2.11.3 TRANSMITTER OPERATION IN FIFO MODE ........................................................................................................... 12
2.12.1 RECEIVE HOLDING REGISTER (RHR) - READ-ONLY ............................................................................................ 13
4.3.1 IER VERSUS RECEIVE FIFO INTERRUPT MODE OPERATION ............................................................................... 24
4.3.2 IER VERSUS RECEIVE/TRANSMIT FIFO POLLED MODE OPERATION .................................................................. 24
1: C
2: TXRDY#
3: INTA
4: INTA
5: T
6: A
7: UART I
8: I
1. XR16V2752 B
2. P
3. XR16L2750 D
4. T
5. B
6. T
7. T
8. R
9. R
10. A
11. I
12. I
.................................................................................................................................................... 1
YPICAL DATA RATES WITH A
UTO
HANNEL
NTERNAL
YPICAL OSCILLATOR CONNECTIONS
RANSMITTER
RANSMITTER
IN
AUD
ECEIVER
ECEIVER
NFRARED
NTERNAL
............................................................................................................................................... 1
UTO
O
AND
AND
X
UT
R
ON
NTERNAL
RTS
ATE
AND
A
A
INTB P
INTB P
/X
R
O
O
SSIGNMENT
AND
L
OFF
T
EGISTERS
G
PERATION IN NON
PERATION IN
OOP
AND
RANSMIT
RXRDY# O
ENERATOR
O
O
ATA
LOCK
B S
............................................................................................................................... 2
PERATION IN NON
PERATION IN
(S
R
INS
IN
CTS F
B
OFTWARE
EGISTERS
B
ACK IN
ELECT
O
D
US
O
PERATION
D
IAGRAM
..................................................................................................................................................... 2
D
PERATION FOR
ESCRIPTION
I
ATA
LOW
NTERCONNECTIONS
............................................................................................................................................... 11
FIFO
UTPUTS IN
C
............................................................................................................................................... 8
24 MH
) F
HANNEL
E
.......................................................................................................................................... 21
FIFO
C
-FIFO M
NCODING AND
......................................................................................................................................... 1
LOW
ONTROL
TABLE OF CONTENTS
AND
F
OR
-FIFO M
Z CRYSTAL OR EXTERNAL CLOCK AT
AND
................................................................................................................................. 9
. S
C
A
FIFO
A
R
ONTROL
UTO
T
ODE
HADED BITS ARE ENABLED WHEN
ECEIVER
AND
RANSMITTER
O
F
LOW
PERATION
ODE
RTS F
AND
.................................................................................................................... 14
B ................................................................................................................ 20
.................................................................................................................... 7
R
ECEIVE
C
.............................................................................................................. 12
............................................................................................................... 17
DMA M
ONTROL
............................................................................................................... 9
LOW
....................................................................................................... 16
........................................................................................................ 9
I
D
C
ODE
ATA
ONTROL
M
ODE
D
............................................................................................. 8
ECODING
..................................................................................... 13
M
ODE
16X S
.......................................................................... 18
EFR B
......................................................................... 14
AMPLING
IT
-4=1 .................................................... 22
................................................... 11
REV. 1.0.2