sc16c852viet NXP Semiconductors, sc16c852viet Datasheet - Page 34

no-image

sc16c852viet

Manufacturer Part Number
sc16c852viet
Description
Sc16c852v 1.8 V Dual Uart, 5 Mbit/s Max. With 128-byte Fifos, Infrared Irda , And Xscale Vlio Bus Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C852VIET
Manufacturer:
NXP
Quantity:
1 469
Part Number:
sc16c852viet,115
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c852viet,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c852viet,151
Manufacturer:
LT
Quantity:
595
Part Number:
sc16c852viet,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c852viet,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC16C852V_4
Product data sheet
7.15 Transmit Interrupt Level register (TXINTLVL)
7.16 Receive Interrupt Level register (RXINTLVL)
Table 26.
[1]
This 8-bit register is used store the transmit FIFO trigger levels used for DMA and interrupt
generation. Trigger levels from 1 to 128 can be programmed with a granularity of 1.
Table 27
Table 27.
[1]
This 8-bit register is used store the receive FIFO trigger levels used for DMA and interrupt
generation. Trigger levels from 1 to 128 can be programmed with a granularity of 1.
Table 28
Table 28.
[1]
Cont-3
1
X
X
X
1
0
1
Bit
7:0
Bit
7:0
When using a software flow control the Xon/Xoff characters cannot be used for data transfer.
For 32-byte FIFO mode, refer to
For 32-byte FIFO mode, refer to
Symbol
TXINTLVL[7:0]
Symbol
RXINTLVL[7:0]
shows trigger level register bit settings.
shows trigger level register bit settings.
Cont-2
1
X
X
X
0
1
1
Software flow control functions
TXINTLVL register bits description
RXINTLVL register bits description
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
Cont-1
X
0
1
0
1
1
1
Rev. 04 — 14 January 2008
Description
This register stores the programmable transmit interrupt trigger levels for
128-byte FIFO mode.
Description
This register stores the programmable receive interrupt trigger levels for
128-byte FIFO mode.
0x00 = trigger level is set to 1
0x01 = trigger level is set to 1
...
0x80 = trigger level is set to 128
0x00 = trigger level is set to 1
0x01 = trigger level is set to 1
...
0x80 = trigger level is set to 128
Cont-0
X
0
0
1
1
1
1
Section 7.3 “FIFO Control Register
Section 7.3 “FIFO Control Register
TX, RX software flow controls
Transmit Xon1 and Xon2/Xoff1 and Xoff2
No receive flow control
Receiver compares Xon1/Xoff1
Receiver compares Xon2/Xoff2
Transmit Xon1/Xoff1
Receiver compares Xon1 or Xon2, Xoff1 or Xoff2
Transmit Xon2/Xoff2
Receiver compares Xon1 or Xon2, Xoff1 or Xoff2
Transmit Xon1 and Xon2, Xoff1 and Xoff2
Receiver compares Xon1 and Xon2, Xoff1 and Xoff2
[1]
[1]
[1]
…continued
(FCR)”.
(FCR)”.
SC16C852V
© NXP B.V. 2008. All rights reserved.
34 of 54

Related parts for sc16c852viet