sc16c852viet NXP Semiconductors, sc16c852viet Datasheet - Page 9

• Manufacturer Part Number: sc16c852viet
• Description: Sc16c852v 1.8 V Dual Uart, 5 Mbit/s Max. With 128-byte Fifos, Infrared Irda , And Xscale Vlio Bus Interface
• Manufacturer: NXP Semiconductors

NXP Semiconductors
6. Functional description
SC16C852V_4
Product data sheet
6.1 UART A-B functions
The SC16C852V provides serial asynchronous receive data synchronization,
parallel-to-serial and serial-to-parallel data conversions for both the transmitter and
receiver sections. These functions are necessary for converting the serial data stream into
parallel data that is required with digital data systems. Synchronization for the serial data
stream is accomplished by adding start and stop bits to the transmit data to form a data
character (character orientated protocol). Data integrity is ensured by attaching a parity bit
to the data character. The parity bit is checked by the receiver for any transmission bit
errors. The electronic circuitry to provide all these functions is fairly complex, especially
when manufactured on a single integrated silicon chip. The SC16C852V represents such
an integration with greatly enhanced features. The SC16C852V is fabricated with an
advanced CMOS process.
The SC16C852V is an upward solution to the SC16C652B with a VLIO interface that
provides a dual UART capability with 128 bytes of transmit and receive FIFO memory,
instead of 32 bytes for the SC16C652B. The SC16C852V is designed to work with high
speed modems and shared network environments that require fast data processing time.
Increased performance is realized in the SC16C852V by the transmit and receive FIFOs.
This allows the external processor to handle more networking tasks within a given time. In
addition, the four selectable receive and transmit FIFO trigger interrupt levels are provided
in normal mode, or 128 programmable levels are provided in extended mode for maximum
data throughput performance especially when operating in a multi-channel environment
(see
the bandwidth requirement of the external controlling CPU, and increases performance.
A low power pin (LOWPWR) is provided to further reduce power consumption by isolating
the host interface bus.
The SC16C852V is capable of operation up to 5 Mbit/s with an external 80 MHz clock.
With a crystal is capable of operation up to 1.5 Mbit/s.
The rich feature set of the SC16C852V is available through internal registers. These
features are: selectable and programmable receive and transmit FIFO trigger levels,
selectable TX and RX baud rates, and modem interface controls (all standard features).
Following a power-on reset an external reset or a software reset, the SC16C852V is
software compatible with the previous generation SC16C652B.
The UART provides the user with the capability to bidirectionally transfer information
between a CPU and an external serial device. The CS pin together with addresses A6 and
A7 determine which channel of the UART is being accessed; see
Table 3.
H = HIGH-level; L = LOW-level; X = Don’t care.
Chip Select
CS = H, A7 = X, A6 = X
CS = L, A7 = L, A6 = L
CS = L, A7 = L, A6 = H
CS = L, A7 = L, A6 = X
Section 6.2 “Extended mode (128-byte
Serial port selection
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
Rev. 04 — 14 January 2008
Function
none
UART channel A
UART channel B
device not selected
FIFO)”). The FIFO memory greatly reduces
SC16C852V
Table
© NXP B.V. 2008. All rights reserved.
3.
9 of 54