xr20m1170 Exar Corporation, xr20m1170 Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr20m1170
Manufacturer Part Number
xr20m1170
Description
I2c/spi Uart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR20M1170.pdf
(60 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr20m1170BF244
Manufacturer:
XR
Quantity:
20 000
Company:
Part Number:
xr20m1170IG16-F
Manufacturer:
Exar
Quantity:
252
Part Number:
xr20m1170IG16-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr20m1170IG16TR-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr20m1170IG24-F
Manufacturer:
ADI
Quantity:
542
Part Number:
xr20m1170IG24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr20m1170IL16-F
Manufacturer:
EXAR
Quantity:
2 243
Part Number:
xr20m1170IL16-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr20m1170IL24-F
Manufacturer:
EXAR
Quantity:
865
REV. 1.0.0
A. The receive data available interrupts are issued to the host when the FIFO has reached the programmed
B. FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register
C. The receive data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to
When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the XR20M1170 in the FIFO
polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either or both can
be used in the polled mode by selecting respective transmit or receive control bit(s).
A. LSR BIT-0 indicates there is data in RHR or RX FIFO.
B. LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
D. LSR BIT-5 indicates THR is empty.
E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.
IER[0]: RHR Interrupt Enable
The receive data ready interrupt will be issued when RHR has a data character in the non-FIFO mode or when
the receive FIFO has reached the programmed trigger level in the FIFO mode.
•
•
IER[1]: THR Interrupt Enable
This bit enables the Transmit Ready interrupt which is issued whenever the THR becomes empty in the non-
FIFO mode or when spaces in the FIFO is above the programmed trigger level in the FIFO mode. If the THR is
empty when this bit is enabled, an interrupt will be generated.
•
•
IER[2]: Receive Line Status Interrupt Enable
If any of the LSR register bits 1, 2, 3, 4 or 7 is a logic 1, it will generate an interrupt to inform the host controller
about the error status of the current data byte in FIFO. LSR bit-1 generates an interrupt immediately when the
character has been received. LSR bit-7 is set if any character in the RX FIFO has a parity or framing error, or is
a break character. LSR[4:2] always show the error status for the received character available for reading from
the RX FIFO. If IER[2] = 1, an LSR interrupt will be generated as long as LSR[7] = 1, ie. the RX FIFO contains
at lease one character with an error.
•
•
IER[3]: Modem Status Interrupt Enable
•
•
IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1)
•
•
4.3.2
Logic 0 = Disable the receive data ready interrupt (default).
Logic 1 = Enable the receiver data ready interrupt.
Logic 0 = Disable Transmit Ready interrupt (default).
Logic 1 = Enable Transmit Ready interrupt.
Logic 0 = Disable the receiver line status interrupt (default).
Logic 1 = Enable the receiver line status interrupt.
Logic 0 = Disable the modem status register interrupt (default).
Logic 1 = Enable the modem status register interrupt.
Logic 0 = Disable Sleep Mode (default).
Logic 1 = Enable Sleep Mode. See Sleep Mode section for further details.
trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
the receive FIFO. It is reset when the FIFO is empty.
IER versus Receive/Transmit FIFO Polled Mode Operation
27
I2C/SPI UART WITH 64-BYTE FIFO
XR20M1170