spear-09-h122 STMicroelectronics, spear-09-h122 Datasheet - Page 8

no-image

spear-09-h122

Manufacturer Part Number
spear-09-h122
Description
Spear Tm Head600
Manufacturer
STMicroelectronics
Datasheet
Product Overview
1.2
8/37
Architecture properties
ADC (1us/1MSPS) 8 analog input channel; 10bit approximation.
JPEG codec accelerator 1clock/pixel.
10 independent Timers with programmable prescaler.
RTC - WDOG - SYSCTR - MISC internal control registers.
JTAG (IEEE1149.1) interface.
Power save features:
Customizable logic to embed the customer real 'core competence':
Architecture easily extensible.
External memory bandwidth of each master tuneable to meet the target performances
of different applications.
Operating frequency SW programmable.
Clock gating functionality.
Low frequency operating mode.
Automatic power saving controlled from application activity demands.
600Kgate standard cell array.
Internal memory pool (128Kbyte) full configurable.
Up to 16 external/internal source clock (some of these programmable).
Three memory path toward the SDRAM controller to ensure a good bandwidth.
SPEAR-09-H122

Related parts for spear-09-h122