hsp50210 Intersil Corporation, hsp50210 Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hsp50210
Manufacturer Part Number
hsp50210
Description
Digital Costas Loop
Manufacturer
Intersil Corporation
Datasheet
1.HSP50210.pdf
(49 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
hsp50210JC-52
Manufacturer:
NS
Quantity:
6 248
Company:
Part Number:
hsp50210JC-52
Manufacturer:
GALVANTECH
Quantity:
9
Part Number:
hsp50210JC-52
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
hsp50210JI-52
Manufacturer:
HARRIS
Quantity:
8 831
Part Number:
hsp50210JI-52Z
Manufacturer:
INTERSIL
Quantity:
20 000
Waveforms
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
SLOCLK, LKINT, THRES
C0-7, A0-2
AOUT9-0, BOUT9-0,
WR
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
HI/LO, SMBLCLK,
COF, COFSYNC,
SOF, SOFSYNC,
IIN9-0, QIN9-0,
FZ_CT, FZ_ST
SERCLK, WR
FIGURE 28. TIMING RELATIVE TO CLK
FIGURE 26. TIMING RELATIVE TO WR
SYNC,
C7-0
CLK
For information regarding Intersil Corporation and its products, see web site www.intersil.com
t
WRL
t
WS
3-49
t
DS
t
CL
t
CP
SERCLK
ISER, QSER, SSYNC
t
CH
t
SC
t
DH
; t
t
t
DO
WH
WC
t
CDO
t
WRH
FIGURE 31. SERCLK TIMING
t
SH
HSP50210
t
SL
t
OUTA9-0,
OUTB9-0
A2-0
C0-7
DSS
RD
OEA,
OEB
t
RDO
t
DSH
FIGURE 27. OUTPUT RISE AND FALL TIMES
FIGURE 30. TIMING RELATIVE TO READ
0.8V
FIGURE 29. OUTPUT ENABLE/DISABLE
2.0V
t
RF
t
OE
t
RL
1.5V
1.7V
1.3V
t
ROD
1.5V
t
t
ADO
t
RF
OD