ak4682 AKM Semiconductor, Inc., ak4682 Datasheet - Page 14

• Manufacturer Part Number: ak4682
• Description: Multi-channel Codec With 2vrms Stereo Selector
• Manufacturer: AKM Semiconductor, Inc.

■
The AK4682 has two audio serial interface (PORTA, PORTB) can operate asynchronously. At each PORT, the external
clocks, which are required to operate the AK4682, are MCLKA (MCLKB), LRCKA (LRCKB) and BICKA (BICKB).
The MCLKA (MCLKB) must be synchronized with LRCKA (LRCKB) but the phase is not critical. The PORT A is the
audio data interface for DAC and the PORTB is for ADC.
■
The MSB pin and MSB bit are internally ORed and select the master/slave mode of PORTB. PORTA is slave mode only.
In master mode, LRCKB pin and BICKB pin are output pins. In slave mode, LRCKA (LRCKB) pin and BICKA
(BICKB) pin are input (Table 1).
The AK4682 is slave mode at power-down (PDN pin = “L”). To change to the master mode, set MSB pin “H” or write
“1” to MSB bit. Until when setting MSB pin “H” or writing “1” to MSB bit, LRCKB and BICKB pins are input pins.
Pull-up (or down) resistor with around 100kohm is required to prevent the floating of these input pins.
■
In master mode (MSB bit = “1”), the CKSB1-0 bits select the clock frequency (Table 2). The external clock (MCLKB)
must always be supplied except in the power-down mode. The ADC is in power-down mode until MCLKB is supplied.
In slave mode (MSB bit = “0”. default), external clocks (MCLKB, BICKB, LRCKB) must always be present whenever
the ADC is in normal operation mode (PDN pin = “H” and PWAD = “1”). The master clock (MCLKB) must be
synchronized with LRCKB but the phase is not critical. If these clocks are not provided, the ADC may draw excess
current because the device utilizes dynamic refreshed logic internally. If the external clocks are not present, the ADC
must be in the power-down mode (PDN pin = “L” or PWAD = “0”) or in the reset mode (RSTN bit = “0”). After
exiting reset at power-up etc., the ADC is in the power-down mode until MCLKB and LRCKB are input.
MS0610-E-01
System Clock
Master/Slave Mode
ADC Clock Control
PDN pin
H
L
MSB pin
CKSB1
Table 2. PORTB Master Clock Control (ADC Master Mode)
H
H
L
L
L
0
0
1
1
(default: “0”)
CKSB0
MSB bit
OPERATION OVERVIEW
Table 1. Master/Salve Mode
0
1
0
1
x
x
0
1
x
- 14 -
Output “L”(master mode)
Output (master mode)
Output (master mode)
Input (slave mode)
Input (slave mode)
BICKB, LRCKB
Clock Speed
PORTB (ADC)
256fs
384fs
512fs
768fs
(default)
Input (slave mode)
Input (slave mode)
Input (slave mode)
Input (slave mode)
Input (slave mode)
BICKA, LRCKA
PORTA (DAC)
(x: Don’t care)
[AK4682]
2007/07