zl50064 Zarlink Semiconductor, zl50064 Datasheet - Page 49

no-image

zl50064

Manufacturer Part Number
zl50064
Description
16 K Channel Digital Switch With High Jitter Tolerance, Single Rate 2, 4, 8 Or 16 Mbps And 64 Input And 64 Output Streams
Manufacturer
Zarlink Semiconductor
Datasheet
13.8
Address 1001
This register allows the bit rate of all the input and output streams to be set to 2.048, 4.096, 8.192 or 16.384 Mbps.
The BRR register is configured as follows:
13.9
Address 3FFF
The Device Identification Register stores the binary value of the silicon revision number and the Device ID. This
register is read-only. The DIR register is configured as follows:
15:3
2:1
Bit
15:8
Bit
7:4
2:0
0
3
Bit Rate Register
Device Identification Register
Reserved
Reserved
BRS[1:0]
Name
Reserved
Reserved
H
DID[2:0]
H
RC[3:0]
Name
.
Reset
Value
0
0
0
Output Control with ODE pin and OSB bit
Table 25 - Device Identification Register (DIR) Bits
Reserved
Must be set to 0 for normal operation
Bit Rate Selector
These 2 bits define the bit rate of all the input and output ST-BUS streams, which
can operate in either 2.048, 4.096, 8.192 or 16.384 Mbps.
Reserved
Must be set to 0 for normal operation
Reset Value
Table 24 - Bit Rate Register (BRR) Bits
0000
110
0
0
Bit 2
0
0
1
1
Zarlink Semiconductor Inc.
ZL50062/4
Bit 1
Reserved
Will read 0 in normal operation
Revision Control Bits
Reserved
Will read 0 in normal operation
Device ID
0
1
0
1
49
Description
Bit Rate of all ST-BUS Streams
16.384Mbps
2.048Mbps
4.096Mbps
8.192Mbps
Description
Data Sheet

Related parts for zl50064