am49pdl127ah Meet Spansion Inc., am49pdl127ah Datasheet - Page 16

• Manufacturer Part Number: am49pdl127ah
• Description: Stacked Multi-chip Package Mcp Flash Memory And Psram, 128 Megabit 8m ? 16-bit Cmos 3.0 Volt-only, Simultaneous Operation Flash Memory And 16 Mbit 1m ? 16-bit Cmos Pseudo Static Ram
• Manufacturer: Meet Spansion Inc.

Refer to the Flash AC Characteristics table for timing
specifications and to Figure 13 for the timing diagram.
I
tive current specification for reading array data.
Random Read (Non-Page Read)
Address access time (t
stable addresses to valid output data. The chip enable
access time (t
dresses and stable CE#f1 to valid data at the output
inputs. The output enable access time is the delay
from the falling edge of the OE# to valid data at the
output inputs (assuming the addresses have been sta-
ble for at least t
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read oper-
ation. This mode provides faster read access speed
for random locations within a page. Address bits A22–
A3 (A21–A3 for PDL129) select an 8-word page, and
address bits A2–A0 select a specific word within that
page. This is an asynchronous operation with the mi-
croprocessor supplying the specific word location.
The random or initial page access is t
subsequent page read accesses (as long as the loca-
tions specified by the microprocessor fall within that
page) are t
only) are deasserted (CE#f1=CE#f2=V
sertion of CE#f1 or CE#f2 (PDL129 only) for subse-
quent access has access time of t
again, CE#f1/CE#f2 (PDL129 only) selects the device
and OE# is the output control and should be used to
gate data to the output inputs if the device is selected.
Fast page mode accesses are obtained by keeping
A22–A3 (A21–A3 for PDL129) constant and changing
A2 to A0 to select the specific word within that page.
14
CC1
in the DC Characteristics table represents the ac-
Word 0
Word 1
Word 2
Word 3
Word 4
Word 5
Word 6
Word 7
Word
PACC
ACC
CE
Table 2. Page Select
. When CE#f1 and CE#f2 (PDL129
) is the delay from the stable ad-
–t
OE
ACC
time).
) is equal to the delay from
A2
0
0
0
0
1
1
1
1
A D V A N C E
ACC
A1
0
0
1
1
0
0
1
1
Am49PDL127AH/Am49PDL129AH
ACC
IH
or t
), the reas-
or t
CE
CE
. Here
A0
0
1
0
1
0
1
0
1
and
I N F O R M A T I O N
Simultaneous Operation
In addition to the conventional features (read, pro-
gram, erase-suspend read, and erase-suspend pro-
gram), the device is capable of reading data from one
bank of memory while a program or erase operation is
in progress in another bank of memory (simultaneous
operation), The bank can be selected by bank ad-
dresses (A22–A20) (A21–A20 for PDL129) with zero
latency.
The simultaneous operation can execute multi-func-
tion mode in the same bank.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE#f1 or CE#f2 (PDL 129 only) to V
V
The device features an Unlock Bypass mode to facili-
tate faster programming. Once a bank enters the Un-
lock Bypass mode, only two write cycles are required
to program a word, instead of four. The “Word Pro-
gram Command Sequence” section has details on
programming data to the device using both standard
and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sec-
tors, or the entire device.
space that each sector occupies. A “bank address” is
the address bits required to uniquely select a bank.
Similarly, a “sector address” refers to the address bits
required to uniquely select a sector. The “Command
Definitions” section has details on erasing a sector or
the entire chip, or suspending/resuming the erase op-
eration.
I
tive current specification for the write mode. The Flash
CC2
IH
Bank 1A
Bank 1B
Bank 2A
Bank 2B
.
Bank
in the DC Characteristics table represents the ac-
Bank C
Bank D
Bank A
Bank B
Bank
Table 3. Bank Select (PDL129H)
Table 4. Bank Select (PDL127H)
CE#f1
0
0
1
1
CE#f2
1
1
0
0
Table 4
001, 010, 011
100, 101, 110
A22–A20
indicates the address
December 18, 2003
000
111
00, 01, 10
01, 10, 11
A21–A20
IL
, and OE# to
11
00