mt9v011p11st Micron Semiconductor Products, mt9v011p11st Datasheet - Page 18

no-image

mt9v011p11st

Manufacturer Part Number
mt9v011p11st
Description
1/4-inch Vga Cmos Active-pixel Digital Image Sensor
Manufacturer
Micron Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt9v011p11stC
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
mt9v011p11stC ES
Manufacturer:
MICRONAS
Quantity:
20 000
Part Number:
mt9v011p11stC-B
Manufacturer:
VIMICOR
Quantity:
20 000
Company:
Part Number:
mt9v011p11stC-B
Quantity:
853
Part Number:
mt9v011p11stC:B
Manufacturer:
RENESAS
Quantity:
1 001
Part Number:
mt9v011p11stC:B
Manufacturer:
MICRON
Quantity:
20 000
T able 7:
09005aef80c6407f
MT9V011_external_DS_2.fm - Rev. A 8/04 EN
REGISTER
Pixel Integration Control
These registers (along with the Window S ize and Blanking registers) control the integration time for the pixels.
Pixel Clock Speed
Frame Restart
Reset (Soft)
Zoom Mode / True Decimation Mode
0x0A
0x0D
0x0C
0x0B
0x09
0x1E
0-11
BIT
0-9
4-0
10
Register Description (continued)
0
0
0
1
8
9
Number of rows of integration, default = 0x01FC (508).
Reset delay, default = 0x0000 (0). This is the number of master clocks x 4 that the timing and cont rol
logic wait s before asserting t he reset for a given row.
This register determines the pixel data rate, default = 0x0000 (0). Pixel clock period = 2 master clocks
+ [Reg0x0A, bits (4-0)]. The pixel clock out can be shif ted relative to the data out by setting bit 8-11 of
Reg0x07 appropriately. Maximum value for 0x0A = 0x0015.
Set ting bit 0 to “1” of Reg0x0B will cause t he sensor to abandon the readout of the current frame
and restart from t he first row. This register automatically resets itself to 0x0000 after t he frame
restart. The first frame after t his event is considered to be a "bad frame" (see description f or
Reg0x20, bit 0).
This register is used to reset the sensor to its default, power-up state. To reset the MT9V011, first
write a “ 1” into bit 0 of this register to put the MT9V011 in reset mode, then write a “0” into bit 0 to
resume operation.
Zoom by 2.
Zoom by 4 (if bit 0 is 0).
True decimat ion by 2. Decimate 2x will skip every ot her column and row, without considering t he
colors of the pixels.
True decimat ion by 4. Decimate 4x will skip 3 rows/columns for every row/column read out, wit hout
considering the colors of the pixels.
True decimat ion by 8. Decimate 8x will skip 7 rows/columns for every row/column read out, wit hout
considering the colors of the pixels.
18
1/4-INCH VGA CMOS ACTIVE-PIXEL
DESCRIPTION
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DIGITAL IMAGE SENSOR
©2004 Micron Technology, Inc.
Preliminary

Related parts for mt9v011p11st