ch7004c Chrontel, ch7004c Datasheet - Page 24

no-image

ch7004c

Manufacturer Part Number
ch7004c
Description
Digital Pc To Tv Encoder With Macrovisiontm
Manufacturer
Chrontel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ch7004c-T
Manufacturer:
CHRONTEL
Quantity:
2
Part Number:
ch7004c-T
Quantity:
14 319
Part Number:
ch7004c-T
Manufacturer:
CHRONTEL
Quantity:
1 000
Part Number:
ch7004c-T
Manufacturer:
CHRONTEL
Quantity:
20 000
Part Number:
ch7004c-TRUF
Manufacturer:
TOKO
Quantity:
2 597
CHRONTEL
4.7 Transfer Protocol
Both read and write cycles can be executed in “Alternating” and “Auto-increment” modes.
expects a register address prior to each read or write from that location (i.e., transfers alternate between address and
data). Auto-increment mode allows you to establish the initial register location, then automatically increments the
register address after each subsequent data access (i.e., transfers will be address, data, data, data...). A basic serial
port transfer protocol is shown in Figure 20 and described below.
1. The transfer sequence is initiated when a high-to-low transition of SD occurs while SC is high; this is the
2. The transfer sequence is terminated when a low-to-high transition of SD occurs while SC is high; this is the
3. Upon receiving the first START condition, the CH7004 expects a Device Address Byte (DAB) from the
4. After the DAB is received, the CH7004 expects a Register Address Byte (RAB) from the master. The
Device Address Byte (DAB)
R/W
Register Address Byte (RAB)
24
“START” condition. Transitions of address and data bits can only occur while SC is low.
“STOP” condition.
master device. The value of the device address is shown in the DAB data format below.
format of the RAB is shown in the RAB data format below (note that B7 is not used).
SD
SC
B7
B7
1
1
Condition
Start
AutoInc
B6
B6
1
“0”:
“1”:
Read/Write Indicator
Device ID
CH7
master device will write to the CH7004 at the register location specified by the address
AR[5:0]
master device will read from the CH7004 at the register location specified by the
address AR[5:0].
Serial Port
R/W*
Figure 20: Serial Port Transfer Protocol
AR[5]
R/W*=0
B5
B5
8
1
acknowledge
CH7004
ACK
9
AR[4]
B4
B4
0
Data
1 - 8
1
acknowledge
ACK
AR[3]
CH7004
B3
B3
9
1
ADDR*
AR[2]
Data n
B2
B2
1 - 8
201-0000-024 Rev. 2.4, 6/24/2004
acknowledge
CH7004
ACK
9
ADDR
AR[1]
B1
B1
Alternating mode
CH7004C
Condition
AR[0]
R/W
B0
B0
Stop

Related parts for ch7004c