UPD705100GJ-100-8 NEC [NEC], UPD705100GJ-100-8 Datasheet - Page 19

• Manufacturer Part Number: UPD705100GJ-100-8
• Description: V830TM 32-BIT MICROCONTROLLER
• Manufacturer: NEC [NEC]

6. CLOCK CONTROLLER
6.1 Operation Modes
another is made by executing special instructions HALT or STBY. The following lists the features of these modes:
6.1.1 Sleep mode
mode can be realized by a maskable interrupt, NMI, or reset operation.
halt acknowledge status is output. At the end of bus hold, a halt acknowledge status is output in sync with the rising
edge of a bus clock pulse.
6.1.2 Stop mode
can be realized using an NMI or a reset operation. The power consumption in stop mode is less than that in the sleep
mode because the PLL circuit stops.
V830 Internal state
Entry to mode
Escape from mode
The V830 supports two clock stop functions, namely, sleep mode and stop mode. Transition from one mode to
The V830 enters sleep mode upon the execution of a HALT instruction. On the other hand, escape from sleep
In sleep mode, bus hold requests can be accepted. During bus hold, the status becomes high impedance and no
The V830 enters stop mode when an STBY instruction is executed. On the other hand, escape from stop mode
Also, no bus hold requests are accepted in the stop mode.
Internal clock stop
PLL operation continuous
Bus hold acceptable
Built-in RAM/cache data hold
HALT instruction
Maskable interrupt/NMI/reset
Table 6-1. Operation Modes
Sleep mode
Internal clock stop
PLL operation stop
Bus hold unacceptable
Built-in RAM/cache data hold
STBY instruction
NMI/reset
Stop mode
PD705100
19