PF38F5070M0Y0T0 NUMONYX [Numonyx B.V], PF38F5070M0Y0T0 Datasheet - Page 64

• Manufacturer Part Number: PF38F5070M0Y0T0
• Description: Numonyx StrataFlash Wireless Memory
• Manufacturer: NUMONYX [Numonyx B.V]

14.2.2.3
14.2.3
Note:
14.2.4
Datasheet
64
Write Operation with Clock Active
W21 - t
W22 - t
The AC parameters W21 (t
to WE# low) are required when the device is in a synchronous mode and clock is active.
A write bus cycle consists of two parts:
The flash device in turn binds the received data with the received address. When
operating synchronously (RCR.15 = 0), the address of a write cycle may be provided to
the flash by the first active clock edge with ADV# low, or rising edge of ADV# as long
as the applicable cycle separation conditions are met between each cycle.
If neither a clock edge nor a rising ADV# edge is used to provide a new address at the
beginning of a write cycle (the clock is stopped and ADV# is low), the address may also
be provided to the flash device by holding the address bus stable for the required
amount of time (W5, t
Alternatively, the host may choose not to provide an address to the flash device during
subsequent write cycles (if ADV# is high and only CE# or WE# is toggled to separate
the prior cycle from the current write cycle). In this case, the flash device will use the
most recently provided address from the host.
Refer to
“Synchronous Read to Write Timing” on page
Read” on page
Read Operation During Buffered Programming Flowchart
The multi-partition architecture of the device allows background programming (or
erasing) to occur in one partition while data reads (or code execution) take place in
another partition.
To perform a read while buffered programming operation, first issue a Buffered
Program set up command in a partition. When a read operation occurs in the same
partition after issuing a setup command, Status Register data will be returned,
regardless of the read mode of the partition prior to issuing the setup command.
To read data from a block in other partition and the other partition already in read array
mode, a new block address must be issued. However, if the other partition is not
already in read array mode, issuing a read array command will cause the buffered
program operation to abort and a command sequence error would be posted in the
Status Register. See
details.
Simultaneous read-while-Buffered EFP is not supported.
Simultaneous Operation Restrictions
The Protection Registers share some of the same internal flash resources as the
parameter partition. Therefore, simultaneous read-while-write is only allowed between
the protection register and main partitions.
using read-while-write/erase with the protection register.
• the host provides an address to the flash device; and
• the host then provides data to the flash device.
VHWL
CHWL
Figure 11, “Write to Asynchronous Read Timing” on page
30, for representation of these timings.
Figure 33, “Buffer Program Flowchart” on page 78
AVWH
VHWL
) before the rising WE# edge.
- ADV# High to WE# Low) and W22 (t
Numonyx™ StrataFlash
Table 25
29, and
describes the operation allowed
Figure 13, “Write to Synchronous
®
Wireless Memory (L18 AD-Mux)
28,
Order Number: 313295-04
CHWL
Figure 12,
for more
November 2007
-Clock high