SC16C750B Philips Semiconductors, SC16C750B Datasheet - Page 11

no-image

SC16C750B

Manufacturer Part Number
SC16C750B
Description
5 V/ 3.3 V and 2.5 V UART with 64-byte FIFOs
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C750BIA44
Manufacturer:
PHILIPS
Quantity:
886
Part Number:
SC16C750BIA44,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIA44,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIB64,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIB64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C750BIB64157
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
SC16C750BIBS
Manufacturer:
BCD
Quantity:
738
Company:
Part Number:
SC16C750BIBS
Quantity:
980
Philips Semiconductors
9397 750 14453
Product data
6.3 Hardware flow control
6.4 Time-out interrupts
When automatic hardware flow control is enabled, the SC16C750B monitors the CTS
pin for a remote buffer overflow indication and controls the RTS pin for local buffer
overflows. Automatic hardware flow control is selected by setting MCR[5] (RTS) and
MCR[1] (CTS) to a logic 1. If CTS transitions from a logic 0 to a logic 1 indicating a
flow control request, the SC16C750B will suspend TX transmissions as soon as the
stop bit of the character in process is shifted out. Transmission is resumed after the
CTS input returns to a logic 0, indicating more data may be sent.
With the Auto-RTS function enabled, an interrupt is generated when the receive FIFO
reaches the programmed trigger level. The RTS pin will not be forced to a logic 1
(RTS off), until the receive FIFO reaches the next trigger level. However, the RTS pin
will return to a logic 0 after the data buffer (FIFO) is emptied. However, under the
above described conditions, the SC16C750B will continue to accept data until the
receive FIFO is full.
When two interrupt conditions have the same priority, it is important to service these
interrupts correctly. Receive Data Ready and Receive Time Out have the same
interrupt priority (when enabled by IER[0]). The receiver issues an interrupt after the
number of characters have reached the programmed trigger level. In this case, the
SC16C750B FIFO may hold more characters than the programmed trigger level.
Following the removal of a data byte, the user should re-check LSR[0] for additional
characters. A Receive Time Out will not occur if the receive FIFO is empty. The
time-out counter is reset at the center of each stop bit received or each time the
receive holding register (RHR) is read. The actual time-out value is 4 character time.
Rev. 03 — 13 December 2004
5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
SC16C750B
11 of 44

Related parts for SC16C750B