MC68020 Motorola, MC68020 Datasheet - Page 231
![no-image](/images/manufacturer_photos/0/4/459/motorola_sml.jpg)
MC68020
Manufacturer Part Number
MC68020
Description
(MC68020 / MC68EC020) MICROPROCESSORS USERS MANUAL
Manufacturer
Motorola
Datasheet
1.MC68020.pdf
(306 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68020CEH16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020CEH25
Manufacturer:
XILINX
Quantity:
101
Company:
Part Number:
MC68020CEH25E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020CFC16E
Manufacturer:
MOT
Quantity:
190
Part Number:
MC68020CFC16E
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68020CFC20E
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
MC68020CFC25
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
MC68020EH16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020EH20E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68020FC16E
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
8.2.4 Calculate Immediate Effective Address
The calculate immediate effective address table indicates the number of clock periods
needed for the processor to fetch the immediate source operand and calculate the
specified destination effective address. Fetch time is only included for the first level of
indirection on memory indirect addressing modes. The total number of clock cycles is
outside the parentheses; the number of read, prefetch, and write cycles is given inside the
parentheses as (r/p/w). These cycles are included in the total clock cycle number.
MOTOROLA
#<data >.W,Dn
#<data >.L,Dn
#<data >.W,(An)
#<data >.L,(An)
#<data >.W,(An)+
#<data >.L,(An)+
#<data >.W,(bd,An)
#<data >.L,(bd,An)
#<data >.W,xxx.W
#<data >.L,xxx.W
#<data >.W,xxx.L
#<data >.L,xxx.L
#<data >.W,(d
#<data >.L,(d
#<data >.W,(d
#<data >.L,(d
#<data >.W,(B)
#<data >.L,(B)
#<data >.W,(bd,PC)
#<data >.L,(bd,PC)
#<data >.W,(d
#<data >.L,(d
#<data >.W,(d
#<data >.L,(d
#<data >.W,([B],I)
#<data >.L,([B],I)
#<data >.W,([B],I,d
#<data >.L,([B],I,d
#<data >.W,([B],I,d
#<data >.L,([d 16 ,B],I,d
#<data >.W,([d
#<data >.L,([d
#<data >.W,([d
16
16
32
8
16
16
16
32
8
,An,Xn) or (d
16
16
,An,Xn) or (d
,An,Xn) or (d
,B)
,B)
,B],I)
,An,Xn) or (d
,B)
,B)
,B],I)
,B],I,d
16
16
32
)
)
)
32
16
Address Mode
)
)
8
8
,PC,Xn)
16
,PC,Xn)
16
,PC,Xn)
,PC,Xn)
M68020 USER’S MANUAL
Best Case
10(0/0/0)
10(0/0/0)
10(1/0/0)
11(1/0/0)
10(1/0/0)
11(1/0/0)
10(1/0/0)
11(1/0/0)
12(1/0/0)
0(0/0/0)
1(0/0/0)
0(0/0/0)
1(0/0/0)
2(0/0/0)
3(0/0/0)
1(0/0/0)
3(0/0/0)
1(0/0/0)
3(0/0/0)
2(0/0/0)
3(0/0/0)
0(0/0/0)
2(0/0/0)
3(0/0/0)
4(0/0/0)
3(0/0/0)
4(0/0/0)
9(0/0/0)
5(0/0/0)
6(0/0/0)
9(0/0/0)
8(1/0/0)
9(1/0/0)
Cache Case
10(0/0/0)
10(0/0/0)
14(0/0/0)
16(0/0/0)
10(0/0/0)
12(0/0/0)
14(0/0/0)
16(0/0/0)
13(1/0/0)
15(1/0/0)
15(1/0/0)
17(1/0/0)
15(1/0/0)
17(1/0/0)
15(1/0/0)
17(1/0/0)
17(1/0/0)
2(0/0/0)
4(0/0/0)
2(0/0/0)
4(0/0/0)
4(0/0/0)
6(0/0/0)
4(0/0/0)
6(0/0/0)
4(0/0/0)
6(0/0/0)
4(0/0/0)
8(0/0/0)
6(0/0/0)
8(0/0/0)
8(0/0/0)
8(0/0/0)
Worst Case
10(0/2/0)
10(0/2/0)
10(0/2/0)
12(0/2/0)
10(0/1/0)
12(0/2/0)
18(0/3/0)
20(0/3/0)
13(0/2/0)
15(0/2/0)
18(0/2/0)
20(0/3/0)
15(1/2/0)
17(1/2/0)
18(1/2/0)
20(1/2/0)
19(1/2/0)
21(1/3/0)
18(1/2/0)
20(1/2/0)
21(1/2/0)
3(0/1/0)
5(0/1/0)
3(0/1/0)
5(0/1/0)
5(0/1/0)
7(0/1/0)
5(0/1/0)
8(0/2/0)
5(0/1/0)
8(0/2/0)
6(0/2/0)
8(0/2/0)
8- 17