MC68020 Motorola, MC68020 Datasheet - Page 266
![no-image](/images/manufacturer_photos/0/4/459/motorola_sml.jpg)
MC68020
Manufacturer Part Number
MC68020
Description
(MC68020 / MC68EC020) MICROPROCESSORS USERS MANUAL
Manufacturer
Motorola
Datasheet
1.MC68020.pdf
(306 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68020CEH16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020CEH25
Manufacturer:
XILINX
Quantity:
101
Company:
Part Number:
MC68020CEH25E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020CFC16E
Manufacturer:
MOT
Quantity:
190
Part Number:
MC68020CFC16E
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68020CFC20E
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
MC68020CFC25
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
MC68020EH16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020EH20E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68020FC16E
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
9.6 ACCESS TIME CALCULATIONS
The timing paths that are critical in any memory interface are illustrated and defined in
Figure 9-9.
The type of device that is interfaced to the MC68020/EC020 determines exactly which of
the paths is most critical. The address-to-data paths are typically the critical paths for
static devices since there is no penalty for initiating a cycle to these devices and later
validating that access with the appropriate bus control signal. Conversely, the address-
strobe-to-data-valid path is often most critical for dynamic devices since the cycle must be
validated before an access can be initiated. For devices that signal termination of a bus
cycle before data is validated (e.g., error detection and correction hardware and some
external caches), to improve performance, the critical path may be from the address or
strobes to the assertion of BERR (or BERR and HALT ). Finally, the address-valid-to-
DSACK1/DSACK0- asserted path is most critical for very fast devices and external
caches, since the time available between the address becoming valid and the
DSACK1/DSACK0 assertion to terminate the bus cycle is minimal. Table 9-4 provides
the equations required to calculate the various memory access times assuming a 50-
percent duty cycle clock.
9-12
*
NOTE: This diagram illustrates access time calculations only
DSACK1/DSACK0
For the MC68EC020, A23–A0.
BERR, HALT
Parameter
*
D31–D0
A31–A0
a
b
c
d
e
CLK
f
AS
Address Valid to DSACK1/DSACK0 Asserted
AS Asserted to DSACK1/DSACK0 Asserted
Address Valid to BERR/HALT Asserted
AS Asserted to BERR/HALT Asserted
Address Valid to Data Valid
AS Asserted to Data Valid
S0
S1
Description
M68020 USER’S MANUAL
S2
a
b
d
c
System
t AVBHL
t SABHL
t AVDL
t SADL
t AVDV
t SADV
e
f
Equation
9-3
9-4
9-5
9-6
9-7
9-8
S0
MOTOROLA