MC68HC58 Motorola, MC68HC58 Datasheet - Page 46

no-image

MC68HC58

Manufacturer Part Number
MC68HC58
Description
Data Link Controller
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC58FN
Manufacturer:
MOT
Quantity:
4 130
Part Number:
MC68HC58FN
Manufacturer:
MOT
Quantity:
4 130
Part Number:
MC68HC58FN
Manufacturer:
FREESCALE
Quantity:
1 238
Part Number:
MC68HC58FNA
Manufacturer:
MEANWELL
Quantity:
100
4.1.1 Power-Off Mode
4.1.2 Reset Mode
4.1.3 Normal Mode
4.1.4 Standby Mode
4.1.5 4X Mode
4-2
MOTOROLA
Power-off mode is entered whenever the DLC digital supply voltage V
the minimum specified value to guarantee correct DLC operation. This includes any
standby mode where the V
specifications of the host interface signals are not guaranteed.
Reset mode is entered from the power-off mode whenever the DLC supply voltage
V
Reset mode is also entered from any other mode as soon as the DLC RST is asserted.
During reset mode, the internal DLC voltage references are operative. V
to the internal circuits, which are held in their reset state. The internal DLC system
clock continues to run. Registers assume their reset condition. Outputs are held in
their programmed reset state, inputs and network activity are ignored.
Normal mode is entered from the reset mode after the DLC RST is negated, and the
host loads a configuration byte into the DLC.
Normal mode is entered from the standby mode whenever network activity is sensed,
or the host reads the DLC status byte.
Normal mode is entered from the 4X mode when a BREAK symbol is received from
the J1850 bus, or the host MCU clears the 4X mode bit in the configuration register.
Normal mode is entered from block mode when the host sends the “load as last byte
of transmit data” command.
During normal mode, normal network operation takes place. The user should ensure
that all DLC transmissions have ceased before exiting this mode.
Standby mode is entered when the host sends an “enter standby mode” command.
During standby mode, the DLC internal clocks are halted and the physical interface
circuitry is placed in a low power mode to await network or host activity.
4X mode is entered when the host loads the 4X mode bit configuration into the config-
uration byte.
During 4X mode, transceiver waveshaping is disabled, thus allowing the DLC to oper-
ate without any slew rate limitation. 4X mode affects only the transmitted and received
symbol timing logic of the DLC (including the digital filter).
DD
rises above the minimum specified value and the DLC RST input is asserted.
DATA LINK CONTROLLER OPERATION
DD
supply is switched off. In this mode, the input and output
TECHNICAL DATA
DD
DD
drops below
is supplied
MC68HC58

Related parts for MC68HC58