LTC6802IG-2 LINER [Linear Technology], LTC6802IG-2 Datasheet - Page 16

no-image

LTC6802IG-2

Manufacturer Part Number
LTC6802IG-2
Description
Multicell Addressable Battery Stack Monitor
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC6802IG-2
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC6802IG-2#3ZZTRPBF
Manufacturer:
MKNVRAM
Quantity:
1 200
Part Number:
LTC6802IG-2#3ZZTRPBF
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
LTC6802IG-2#PBF
Manufacturer:
LT
Quantity:
134
Part Number:
LTC6802IG-2#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC6802IG-2#TRPBF
Manufacturer:
LT
Quantity:
20 000
applicaTions inForMaTion
LTC6802-2
Table 1. Monitor Mode Cell Selection
If MMB is low then brought high, all device configuration
values are reset to the default states including the VUV,
VOV, and CDC configuration bits.
SERIAL PORT
Overview
The LTC6802-2 has an SPI bus compatible serial port.
Devices can be connected in parallel, using digital isolators.
Multiple devices are uniquely identified by a part address
determined by the A0 to A3 pins.
Physical Layer
On the LTC6802-2, four pins comprise the serial interface:
CSBI, SCKI, SDI and SDO. The SDO and SDI may be tied
together, if desired, to form a single, bidirectional port.
Four address pins (A0 to A3) set the part address for ad-
dress commands. The TOS pin designates the top device

WDTB
0
0
0
0
1
1
1
1
CSBI
SCKI
SDI
GPIO2
0
0
1
1
0
0
1
1
GPIO1
0
1
0
1
0
1
0
1
MSB (CMD)
CELL INPUTS MONITORED
BIT6 (CMD)
Cells 1 to 10
Cells 1 to 11
Cells 1 to 12
Cells 1 to 5
Cells 1 to 6
Cells 1 to 7
Cells 1 to 8
Cells 1 to 9
Figure 6. Transmission Format (Write)
LSB (CMD)
(logic high) for polling commands. All interface pins are
voltage mode, with voltage levels sensed with respect to
the V
Data Link Layer
Clock Phase And Polarity: The LTC6802-2 SPI compat-
ible interface is configured to operate in a system using
CPHA = 1 and CPOL = 1. Consequently, data on SDI must
be stable during the rising edge of SCKI.
Data Transfers: Every byte consists of 8 bits. Bytes are
transferred with the most significant bit (MSB) first. On a
write, the data value on SDI is latched into the device on
the rising edge of SCKI (Figure 6). Similarly, on a read,
the data value output on SDO is valid during the rising
edge of SCKI and transitions on the falling edge of SCKI
(Figure 7).
CSBI must remain low for the entire duration of a com-
mand sequence, including between a command byte and
subsequent data. On a write command, data is latched in
on the rising edge of CSBI.
After a polling command has been entered, the SDO output
will immediately be driven by the polling state, with the
SCKI input ignored (Figure 8). See the Toggle Polling and
Level Polling sections.
Network Layer
Broadcast Commands: A broadcast command is one to
which all devices on the bus will respond, regardless of
device address. See the Bus Protocols and Commands
sections.
supply. See Figure 1.
MSB (DATA)
LSB (DATA)
68022 F06
68022fa

Related parts for LTC6802IG-2