S29PL032J SPANSION [SPANSION], S29PL032J Datasheet - Page 69

no-image

S29PL032J

Manufacturer Part Number
S29PL032J
Description
CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
Manufacturer
SPANSION [SPANSION]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29PL032J-DC-B
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J-DC-B
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29PL032J55BF112
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J55BF112
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J55BFI020A
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
S29PL032J55BFI120
Manufacturer:
SPANSION
Quantity:
1 200
Part Number:
S29PL032J55BFI120
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J55BFI120A
Manufacturer:
SPANSION
Quantity:
2 000
Part Number:
S29PL032J55BFI120A
Manufacturer:
SPANSION
Quantity:
1 195
Part Number:
S29PL032J55BFI120E
Manufacturer:
CYPRESS
Quantity:
1 200
Part Number:
S29PL032J60BFI12
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J60BFI12
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J60BFI12
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29PL032J60BFI120
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29PL032J60BFI123
Manufacturer:
SPANSION
Quantity:
20 000
April 7, 2005 31107A62
Chip Erase Command Sequence
Note:
Chip erase is a six bus cycle operation. The chip erase command sequence is ini-
tiated by writing two unlock cycles, followed by a set-up command. Two
additional unlock write cycles are then followed by the chip erase command,
which in turn invokes the Embedded Erase algorithm. The device does not require
the system to preprogram prior to erase. The Embedded Erase algorithm auto-
matically preprograms and verifies the entire memory for an all zero data pattern
prior to electrical erase. The system is not required to provide any controls or tim-
ings during these operations.
for the chip erase command sequence.
When the Embedded Erase algorithm is complete, that bank returns to the read
mode and addresses are no longer latched. The system can determine the status
of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the
Operation Status" section
Any commands written during the chip erase operation are ignored. Note that
SecSi Sector, autoselect, and CFI functions are unavailable when a [pro-
gram/erase] operation is in progress. However, note that a hardware reset
immediately terminates the erase operation. If that occurs, the chip erase com-
mand sequence should be reinitiated once that bank has returned to reading
array data, to ensure data integrity.
5 illustrates the algorithm for the erase operation. Refer to the
Operations" section tables in the AC Characteristics section for parameters, and
Figure 16
See
section for timing diagrams.
Table 21
Increment Address
P R E L I M I N A R Y
for program command sequence.
S29PL127J/S29PL129J/S29PL064J/S29PL032J
Figure 4. Program Operation
section for information on these status bits.
Embedded
in progress
Table 21
algorithm
Program
No
shows the address and data requirements
Command Sequence
Write Program
Last Address?
Programming
from System
Verify Data?
Completed
Data Poll
START
Yes
Yes
No
"Erase/Program
"Write
67

Related parts for S29PL032J