CY7C68000A CYPRESS [Cypress Semiconductor], CY7C68000A Datasheet
CY7C68000A
Available stocks
Related parts for CY7C68000A
CY7C68000A Summary of contents
Page 1
... Two packages are defined for the family: 56-pin QFN and 56-pin VFBGA. The functional block diagram is shown below. • 198 Champion Court • San Jose CY7C68000A Transceiver Tri_state , CA 95134-1709 • 408-943-2600 Revised November 16, 2006 ...
Page 2
... Mode 1 allows the transceiver logic to support a soft disconnect feature that tri-states both the HS and FS trans- mitters, and removes any termination from the USB, making it appear to an upstream port that the device has been discon- nected from the bus. CY7C68000A has CC Description Page ...
Page 3
... DPLUS/DMINUS lines and ‘0’s become ‘K’s. DPLUS/DMINUS Impedance Termination The CY7C68000A does not require external resistors for USB data line impedance termination or an external pull up resistor Pin Assignments The following pages illustrate the individual pin diagrams that are available in the 56-pin QFN and 56-pin VFBGA packages. ...
Page 4
... Figure 2. CY7C68000A 56-pin VFBGA Pin Assignment CY7C68000A Pin Descriptions [1] Table 1. Pin Descriptions QFN VFBGA Name Type 4 H1 AVCC Power 8 H5 AVCC Power 7 H4 AGND Power 11 H8 AGND Power 9 H6 DPLUS I/O DMINUS I/O/Z Note 1 ...
Page 5
... HS termination 1: FS termination N/A Suspend Places the CY7C68000A in a mode that draws minimal power from supplies. Shuts down all blocks not necessary for Suspend/Resume operations. While suspended, TermSelect must always mode to ensure that the 1.5 Kohm pull up on DPLUS remains powered. ...
Page 6
... TX Holding Register on the rising edge of CLK. If TXValid is TRUE and TXReady is asserted at the rising edge of CLK, the CY7C68000A will load the data on the data bus into the TX Holding Register on the next rising edge of CLK. At that time, the SIE ...
Page 7
... Uni_Bidi is static after power-on reset (POR Connect to 3.3V power source Connect to 3.3V power source Connect to 3.3V power source Connect to 3.3V power source Connect to 3.3V power source. CC N/A Ground. N/A Ground. N/A Ground. N/A Ground. N/A Ground. Connect pin to Ground. Connect pin to Ground. Connect pin to Ground. Connect pin to Ground. CY7C68000A Description Page ...
Page 8
... Crystal Frequency) ... 24 MHz ± 100 ppm OSC ................................................................... Parallel Resonant + 0.5V CC Conditions 0< V < OUT I = –4 mA OUT Except DPLUS/DMINUS/CLK DPLUS/DMINUS/CLK Output pins [2] Connected [2] Disconnected Normal operation OPMOD[1: Normal operation OPMOD[1: CY7C68000A Min. Typ. Max. Unit 3.0 3.3 3 5.25 V –0.5 0.8 V µA ±10 2 ...
Page 9
... Clock to Control out time for TXReady, RXValid, CCO RXActive and RXError T Clock to Data out time (Receive direction) CDO Document #: 38-08052 Rev. *F Figure 3. 60-MHz Interface Timing Constraints TCH_MIN TDH_MIN TCCO TCDO Description Min. CY7C68000A Typ. Max. Unit ...
Page 10
... Minimum set-up time for Tri-state tssu T Propagation Delay for Tri-State mode tspd Document #: 38-08052 Rev. *F TCH_MIN TDH_MIN TCDO TCCO TCVO TVH_MIN Description Min. Figure 5. Tri-state Mode Timing Constraints Ttssu Ttspd XXXX Hi-Z Description Min. CY7C68000A Typ. Max. Unit ...
Page 11
... Document #: 38-08052 Rev. *F Package Type 56 QFN 56 VFBGA MoBL-USB TX2 Development Board SIDE VIEW 0.08[0.003] C 1.00[0.039] MAX. 0.20[0.008] REF. 0.04[0.0015] MAX. 0.30[0.012] 0.50[0.020] C SEATING PLANE CY7C68000A BOTTOM VIEW PIN #1 0.18[0.007] 0.28[0.011] CORNER E-PAD (PAD SIZE VARY BY DEVICE TYPE) 0.50[0.020] 6.45[0.254] 6.55[0.258] 51-85187-*A Page ...
Page 12
... Quad Flat Package No Leads (QFN) Package Design Notes Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the CY7C68000A BOTTOM VIEW Ø0. Ø0. CORNER Ø0.30±0.05(56X) ...
Page 13
... Figure plot of the solder mask pattern image of the assembly (darker areas indicate solder). 0.017” dia Solder Mask Cu Fill 0.013” dia PCB Material This figure only shows the top three layers of the circuit board: Top Solder, PCB Dielectric, and the Ground Plane CY7C68000A Page ...
Page 14
... Document History Page Document Title: CY7C68000A MoBL-USB™ TX2 USB 2.0 UTMI Transceiver Document Number: 38-08052 REV. ECN NO. Issue Date ** 285592 See ECN *A 427959 See ECN *B 470121 See ECN *C 476107 See ECN *D 491668 See ECN *E 498415 See ECN *F 567869 See ECN Document #: 38-08052 Rev. *F Orig ...