P89LPC980 NXP [NXP Semiconductors], P89LPC980 Datasheet - Page 56

• Manufacturer Part Number: P89LPC980
• Description: 8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB wide-voltage byte-erasable flash with 10-bit ADC
• Manufacturer: NXP [NXP Semiconductors]

NXP Semiconductors
P89LPC980_982_983_985_2
Preliminary data sheet
7.29.2 Features
7.29.3 Flash organization
7.29.4 Using flash as data storage
7.29.5 Flash programming and erasing
optimize the erase and programming mechanisms. The P89LPC980/982/983/985 uses
V
is lower than 2.4 V, the BOD FLASH is tripped and flash erase/program is blocked.
The program memory consists of eight 1 kB sectors on the P89LPC982/985 devices and
four 1 kB sectors on the P89LPC980/983 device. Each sector can be further divided into
64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page
register is included which allows from 1 byte to 64 bytes of a given page to be
programmed at the same time, substantially reducing overall programming time.
The flash code memory array of this device supports individual byte erasing and
programming. Any byte in the code memory array may be read using the MOVC
instruction, provided that the sector containing the byte has not been secured (a MOVC
instruction is not allowed to read code memory contents of a secured sector). Thus any
byte in a non-secured sector may be used for non-volatile data storage.
Four different methods of erasing or programming of the flash are available. The flash
may be programmed or erased in the end-user application (IAP) under control of the
application’s firmware. Another option is to use the ICP mechanism. This ICP system
provides for programming through a serial clock/serial data interface. As shipped from the
factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for
the device to be programmed in circuit through the serial port. The flash may also be
programmed or erased using a commercially available EPROM programmer which
supports this device. This device does not provide for direct verification of code memory
contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire
user code space.
Remark: When voltage supply is lower than 2.4 V, the BOD FLASH is tripped and flash
erase/program is blocked.
DD
•
•
•
•
•
•
•
•
•
•
•
Programming and erase over the full operating voltage range.
Byte erase allows code memory to be used for data storage.
Read/Programming/Erase using ISP/IAP/ICP.
Internal fixed boot ROM, containing low-level IAP routines available to user code.
Default loader providing ISP via the serial port, located in upper end of user program
memory.
Boot vector allows user-provided flash loader code to reside anywhere in the flash
memory space, providing flexibility to the user.
Any flash program/erase operation in 2 ms.
Programming with industry-standard commercial programmers.
Programmable security for the code in the flash for each sector.
100,000 typical erase/program cycles for each byte.
10 year minimum data retention.
as the supply voltage to perform the Program/Erase algorithms. When voltage supply
Rev. 02 — 8 February 2010
8-bit microcontroller with accelerated two-clock 80C51 core
P89LPC980/982/983/985
© NXP B.V. 2010. All rights reserved.
56 of 85