R5F21133DFP RENESAS [Renesas Technology Corp], R5F21133DFP Datasheet - Page 133

no-image

R5F21133DFP

Manufacturer Part Number
R5F21133DFP
Description
16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY/R8C/Tiny SERIES
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F21133DFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/13 Group
Rev.1.20
REJ09B0111-0120
Figure 13.10 Receive Operation
• Example of receive timing when transfer data is 8 bits long (parity disabled, one stop bit)
UiC1 register
RE bit
RxDi
Transfer clock
SiRIC register
IR bit
UiBRG output
The above timing diagram applies to the case where the register bits are set as follows:
UiC1 register
RI bit
i = 0, 1
13.2.1 TxD
13.2.2 TxD
• UiMR register PRYE bit = 0 (parity disabled)
• UiMR register STPS bit = 0 (1 stop bit)
P3
register. P3
input pin if set to “0” (RxD
P0
P0
to “0” (P0
Jan 27, 2006
7
0
0
can be used as TxD
can be used as TxD
is used as TxD
10
11
0
).
/RxD
7
Select Function (UART1)
“1”
“0”
“1”
“0”
“1”
“0”
is used as TxD
page 122 of 205
1
Reception triggered when transfer clock
is generated by falling edge of start bit
Select Function (UART1)
11
output pin if the TXD1SEL bit is set to “1” (TxD
11
10
1
output pin or a port by selecting with the TXD1SEL bit in the UCON register.
Start bit
output pin or RxD
).
10
output pin if the TXD1EN bit is set to “1” (TxD
Sampled “L”
Set to “0” when interrupt request is accepted, or set by a program
1
input pin by selecting with the TXD1EN bit in the UCON
D
0
Receive data taken in
Transferred from UARTi receive
register to UiRB register
13.2 Clock Asynchronous Serial I/O (UART) Mode
D
1
11
D
) and used as an I/O port if set
7
Stop bit
10
) and used as RxD
1

Related parts for R5F21133DFP