X40431 XICOR [Xicor Inc.], X40431 Datasheet - Page 11

• Manufacturer Part Number: X40431
• Description: 4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
• Manufacturer: XICOR [Xicor Inc.]

X40430/X40431 – Preliminary Information
Figure 10. Byte Write Sequence
Page Write
The device is capable of a page write operation. It is
initiated in the same manner as the byte write opera-
tion; but instead of terminating the write cycle after the
first data byte is transferred, the master can transmit
an unlimited number of 8-bit bytes. After the receipt of
each byte, the device will respond with an acknowl-
edge, and the address is internally incremented by
one. The page address remains constant. When the
counter reaches the end of the page, it “rolls over” and
goes back to ‘0’ on the same page.
Figure 11. Page Write Operation
Figure 12. Writing 12 bytes to a 16-byte page starting at location 10.
The master terminates the Data Byte loading by issuing
a stop condition, which causes the device to begin the
nonvolatile write cycle. As with the byte write operation,
REV 1.2.3 11/28/00
Signals from
Signals from
the Master
the Slave
SDA Bus
Signals from
Signals from
7 Bytes
the Master
address
the Slave
SDA Bus
= 6
S
a
r
t
t
Address
Slave
S
a
r
t
t
address pointer
ends here
Addr = 7
0
Address
Slave
A
C
K
www.xicor.com
Address
Byte
0
C
A
K
This means that the master can write 16 bytes to the
page starting at any location on that page. If the mas-
ter begins writing at location 10, and loads 12 bytes,
then the first 6 bytes are written to locations 10 through
15, and the last 6 bytes are written to locations 0
through 5. Afterwards, the address counter would point
to location 6 of the page that was just written. If the
master supplies more than 16 bytes of data, then new
data overwrites the previous data, one byte at a time.
all inputs are disabled until completion of the internal
write cycle. See Figure 11 for the address, acknowl-
edge, and data transfer sequence.
Address
Byte
address
A
C
K
10
Data
(1)
C
A
K
Characteristics subject to change without notice.
Data
(1 ≤ n ≤ 16)
A
C
K
5 Bytes
Data
address
(n)
C
A
K
n-1
S
o
p
t
A
C
K
S
o
p
t
11 of 24