X40431 XICOR [Xicor Inc.], X40431 Datasheet - Page 8

• Manufacturer Part Number: X40431
• Description: 4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
• Manufacturer: XICOR [Xicor Inc.]

X40430/X40431 – Preliminary Information
BP1, BP0: Block Protect Bits (Nonvolatile)
The Block Protect Bits, BP1 and BP0, determine which
blocks of the array are write protected. A write to a pro-
tected block of memory is ignored. The block protect
bits will prevent write operations to one of eight seg-
ments of the array.
PUP1, PUP0: Power Up Bits (Nonvolatile)
The Power Up bits, PUP1 and PUP0, determine the
t
shown in the following table.
WD1, WD0: Watchdog Timer Bits (Nonvolatile)
The bits WD1 and WD0 control the period of the
Watchdog Timer. The options are shown below.
Writing to the Control Registers
Changing any of the nonvolatile bits of the control and
trickle registers requires the following steps:
– Write a 02H to the Control Register to set the Write
– Write a 06H to the Control Register to set the
REV 1.2.3 11/28/00
PURST
0
0
1
1
PUP1
WD1
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation preceded
by a start and ended with a stop).
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation proceeded by a start
and ended with a stop).
0
0
1
1
0
0
1
1
0
1
0
1
time delay. The nominal power up times are
180h – 1FFh (128 bytes)
100h – 1FFh (256 bytes)
000h – 1FFh (512 bytes)
PUP0
Protected Addresses
WD0
0
1
0
1
0
1
0
1
(Size)
None
Power on Reset Delay (
Watchdog Time Out Period
200 milliseconds
25 milliseconds
1.4 seconds
disabled
200ms
400ms
800ms
50ms
Upper 1/2 (Q3,Q4)
Upper 1/4 (Q4)
Full Array (All)
Array Lock
None
t
PURST
www.xicor.com
)
– Write one byte value to the Control Register that has
– A read operation occurring between any of the previ-
– The RWEL bit cannot be reset without writing to the
To illustrate, a sequence of writes to the device consist-
ing of [02H, 06H, 02H] will reset all of the nonvolatile
bits in the Control Register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged
and the RWEL bit remains set.
Fault Detection Register (FDR)
The Fault Detection Register provides the user the
status of what causes the system reset active. The
Manual Reset Fail, Watchdog Timer Fail and Three
Low Voltage Fail bits are volatile
The FDR is accessed with a special preamble in the
slave byte (1011) and is located at address 0FFh. It
can only be modified by performing a byte write opera-
tion directly to the address of the register and only one
data byte is allowed for each register write operation.
There is no need to set the WEL or RWEL in the
control register to access this FDR.
LV1F
all the control bits set to the desired state. The Con-
trol register can be represented as qxys t01r in
binary, where xy are the WD bits, and st are the BP
bits and qr are the power up bits. This operation pro-
ceeded by a start and ended with a stop bit. Since
this is a nonvolatile write cycle it will take up to 10ms
(max.) to complete. The RWEL bit is reset by this
cycle and the sequence must be repeated to change
the nonvolatile bits again. If bit 2 is set to ‘1’ in this
third step (qxys t11r) then the RWEL bit is set, but
the WD1, WD0, PUP1, PUP0, BP1 and BP0 bits
remain unchanged. Writing a second byte to the con-
trol register is not allowed. Doing so aborts the write
operation and returns a NACK.
ous operations will not interrupt the register write
operation.
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
7
LV2F LV3F WDF
6
5
Characteristics subject to change without notice.
4
MRF
3
2
0
1
0
8 of 24
0
0