IA186EM-PQF100I-R INNOVASIC [InnovASIC, Inc], IA186EM-PQF100I-R Datasheet - Page 131

• Manufacturer Part Number: IA186EM-PQF100I-R
• Description: 8/16-Bit Microcontrollers
• Manufacturer: INNOVASIC [InnovASIC, Inc]

IA186EM/IA188EM
8/16-BIT Microcontrollers
10) Problem: There is a difference in how priority of timer interrupts are asserted between the original AMD part
11) Problem: UART will not respond to break condition if RXD is low when receiver is enabled.
12) Problem: UART transmitter will not start if TX interrupt conditions exist prior to enabling transmitter.
13) Problem: Lock up just after reset is released.
14) Problem: Intermittent startup.
Workaround: To load the CS register use a far JMP command.
and the Innovasic part.
Analysis: In the original AMD part, timer interrupts cannot be interrupted by another timer interrupt,
even if the new timer interrupt is of a higher priority. The Innovasic part will interrupt a timer
interrupt with a higher priority timer interrupt. Additionally, if a lower priority timer interrupt is
interrupted with a higher priority timer interrupt and another occurrence of the lower priority interrupt
occurs during the processing of the higher priority interrupt, upon execution of the EOI a new lower
priority interrupt will be initiated, possibly orphaning the original lower priority timer interrupt.
Workaround: When using nested interrupts, at the beginning of the interrupt routine before the global
interrupts are enabled with a CLI, timer interrupts must be specifically masked. At the end of the timer
interrupt routine being serviced, you need to set the Interrupt Enable Bit in the Process Status Word to globally
disable interrupts prior to clearing the timer interrupt being serviced.
Analysis: Detection of a break only occurs with a falling edge of RXD while receiver is enabled.
Workaround: None.
Analysis: Priority of logic design inadvertently causes this lock up condition .
Workaround: Need to have transmitter enabled prior to any expected data transfers, or clear any spurious
interrupts before enabling .
Analysis: Usually, the first instruction is a long jump to the start of the user's code. In this case, the
compiler apparently inserted a short jump instruction with zero displacement before the expected long
jump instruction. The OEM device stuttered, but recovered to execute the long jump, while the IA
device instruction pointer was corrupted, causing the lock up. In summary, a short jump with zero
displacement is a corner case that does not work in the IA device.
Workaround: Do not use a short jump instruction with zero displacement.
Analysis: Processor either came out of reset normally, or would go into a series of watchdog
timeouts. The addition of 10K ohm pullups to the WR_n and RD_n outputs seemed to solve the issue.
Further analysis of the OEM device shows the presence of undocumented pullups on these pins,
3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel [phone] • Fax [phone] • www.Innovasic.com
As of Production Version -03
Data Sheet