73K324L-IGT ETC [List of Unclassifed Manufacturers], 73K324L-IGT Datasheet - Page 9

no-image

73K324L-IGT

Manufacturer Part Number
73K324L-IGT
Description
CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet
CONTROL REGISTER 0
BIT NO.
D6,D5
D7
CONTROL REGISTER 1
BIT NO.
D1, D0
D2
D3
CR1
001
TRANSMIT
PATTERN
D7
1
(Clock Control)
CLK Control
Modulation
Modulation
Test Mode
NAME
NAME
Option
TRANSMIT
Reset
PATTERN
Type
(continued)
D6
0
DETECT
ENABLE
CONDITION
CONDITION
INT.
D1
D6
D5
0
0
1
1
1
0
0
CCITT V.22bis, V.22, V.21, V.23, Bell 212A
0
1
0
1
0
1
D5
D0
0
0
1
0
1
0
1
SCRAMB/
BYPASS
PH.EQ
ADD
D4
DESCRIPTION
QAM
DPSK
FSK
QAM selects 2400 bit/s. DPSK selects 1200 bit/s.
FSK selects V.23 mode.
DPSK selects 600 bit/s.
FSK selects V.21 mode.
DESCRIPTION
Selects Normal Operating mode.
Analog Loopback mode. Loops the transmitted analog
signal back to the receiver, and causes the receiver to
use the same carrier frequency as the transmitter. To
squelch the TXA pin, transmit enable bit must be low.
Tone Register bit D2 must be zero.
Selects remote digital loopback. Received data is looped
back to transmit data internally, and RXD is forced to a
mark. Data on TXD is ignored.
Selects local digital loopback. Internally loops TXD back to
RXD and continues to transmit data carrrier at TXA pin.
Selects normal operation.
Resets modem to power down state. All control register
bits (CR0, CR1, CR2, CR3 and Tone) are reset to zero
except CR3 bit D2. The output of the clock pin will be set
to the crystal frequency.
Selects 11.0592 MHz crystal echo output at CLK pin.
Selects 16 X the data rate output at CLK pin in QAM and
DPSK only.
9
CONTROL
CLK
D3
RESET
D2
Single-Chip Modem
MODE
TEST
D1
1
73K324L
MODE
TEST
D0
0

Related parts for 73K324L-IGT