9UMS9610CKLF IDT [Integrated Device Technology], 9UMS9610CKLF Datasheet - Page 10

no-image

9UMS9610CKLF

Manufacturer Part Number
9UMS9610CKLF
Description
PC MAIN CLOCK
Manufacturer
IDT [Integrated Device Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
9UMS9610CKLFT
Manufacturer:
IDT
Quantity:
1 010
Part Number:
9UMS9610CKLFT
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
9UMS9610CKLFT
Quantity:
1 000
IDT
Bit(s)
Bit(s)
ICS9UMS9610
PC MAIN CLOCK
Byte
Byte
TM
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
/ICST
M
Pin #
Pin #
PC MAIN CLOCK
0
1
-
-
-
-
-
-
-
-
PLL & Divider Enable Register
PLL SS Enable/Control Register
PLL1 SS Enable
PLL3 SS Enable
PLL3 FS Select
Divider Enable
Divider Enable
Divider Enable
PLL1 Enable
PLL2 Enable
PLL3 Enable
CPU Divider
SRC Output
DOT Output
LCD Output
Reserved
Reserved
Reserved
Enable
Name
Name
clock, and that the spread spectrum amount is
enabled or not. Note that PLL3 drives the SSC
These 3 bits select the frequency of PLL3 and
NOTE: This bit should be automatically set to
NOTE: This bit should be automatically set to
NOTE: This bit should be automatically set to
NOTE: This bit should be automatically set to
This bit controls whether the PLL driving the
This bit controls whether the PLL driving the
enabled or not. Spread spectrum for PLL1 is
This bit controls whether the PLL driving the
This bit controls whether PLL1 has spread
This bit controls whether PLL3 has spread
set at -0.5% down-spread. Note that PLL1
This bit controls whether the CPU output
This bit controls whether the SRC output
This bit controls whether the DOT output
This bit controls whether the LCD output
CPU and SRC clocks is enabled or not.
the SSC clock when Byte 1 Bit 6 (PLL3
DOT and clock is enabled or not.
drives the CPU and SRC clocks.
Spread Spectrum Enable) is set.
LCD clock is enabled or not.
divider is enabled or not.
divider is enabled or not.
divider is enabled or not.
divider is enabled or not.
‘0’ if bit 7 is set to ‘0’.
‘0’ if bit 7 is set to ‘0’.
‘0’ if bit 5 is set to ‘0’.
‘0’ if bit 6 is set to ‘0’.
set in bits 3-5.
Description
Description
10
Reserved
Type
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
See Table 2: LCD Spread Select
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0
0
Table
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1
1
1336—06/01/09
Default
Default
1
1
1
0
1
1
1
1
1
1
0
0
0
0
0
0

Related parts for 9UMS9610CKLF