9UMS9610CKLF IDT [Integrated Device Technology], 9UMS9610CKLF Datasheet - Page 11

no-image

9UMS9610CKLF

Manufacturer Part Number
9UMS9610CKLF
Description
PC MAIN CLOCK
Manufacturer
IDT [Integrated Device Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
9UMS9610CKLFT
Manufacturer:
IDT
Quantity:
1 010
Part Number:
9UMS9610CKLFT
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
9UMS9610CKLFT
Quantity:
1 000
IDT
Bit(s)
Bit(s)
ICS9UMS9610
PC MAIN CLOCK
Byte
Byte
TM
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
/ICST
M
Pin #
Pin #
PC MAIN CLOCK
2
3
Output Enable Register
Output Control Register
LCD100 Enable
CPU0 Enable
CPU1 Enable
CPU2 Enable
SRC0 Enable
SRC1 Enable
SRC2 Enable
DOT Enable
REF Enable
CPU0 Stop
CPU1 Stop
CPU2 Stop
REF Slew
Reserved
Reserved
Enable
Enable
Enable
Name
Name
This bit controls whether the LCD output buffer
buffer is free-running or stoppable. If it is set
buffer is free-running or stoppable. If it is set
buffer is free-running or stoppable. If it is set
to stoppable the CPU[0] output buffer will be
to stoppable the CPU[1] output buffer will be
to stoppable the CPU[2] output buffer will be
These bits control the edge rate of the REF
This bit controls whether the CPU[0] output
This bit controls whether the CPU[1] output
This bit controls whether the CPU[2] output
This bit controls whether the SRC[0] output
This bit controls whether the SRC[1] output
This bit controls whether the SRC[2] output
This bit controls whether the CPU[0] output
This bit controls whether the CPU[1] output
This bit controls whether the CPU[2] output
disabled with the assertion of CPU_STP#.
disabled with the assertion of CPU_STP#.
disabled with the assertion of CPU_STP#.
This bit controls whether the DOT output
This bit controls whether the REF output
buffer is enabled or not.
buffer is enabled or not.
buffer is enabled or not.
buffer is enabled or not.
buffer is enabled or not.
buffer is enabled or not.
buffer is enabled or not.
buffer is enabled or not.
is enabled or not.
Description
Description
clock.
11
Type
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Free Running
Free Running
Free Running
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
0 = Disabled
01 = Medium Edge Rate
00 = Slow Edge Rate
10 = Fast Edge Rate
0
0
11 = Reserved
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
1 = Enabled
Stoppable
Stoppable
Stoppable
1
1
1336—06/01/09
Default
Default
10
1
1
1
1
1
1
1
1
0
0
1
0
0
0

Related parts for 9UMS9610CKLF