GS881E18T GSI [GSI Technology], GS881E18T Datasheet - Page 26

• Manufacturer Part Number: GS881E18T
• Description: 512K x 18, 256K x 36 ByteSafe 8Mb Sync Burst SRAMs
• Manufacturer: GSI [GSI Technology]

instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
SAMPLE/PRELOAD
Rev: 1.10 9/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when
the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices
in the scan path.
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruc-
tion Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan
Register. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring con-
tents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm
the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data cap-
ture set-up plus hold time (tTS plus tTH ). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O
ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the
TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-
DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This
functionality is not Standard 1149.1-compliant.
1
0
Test Logic Reset
Run Test Idle
0
1
1
1
26/34
Capture DR
1
Update DR
Pause DR
Select DR
Exit1 DR
Shift DR
Exit2 DR
0
0
1
1
0
1
0
1
0
0
0
GS881E18/36T-11/11.5/100/80/66
1
1
Capture IR
1
Update IR
Pause IR
Select IR
Exit1 IR
Shift IR
Exit2 IR
0
© 2000, Giga Semiconductor, Inc.
1
1
0
1
0
0
1
0
0
0
Preliminary