LIS331DL_08 STMICROELECTRONICS [STMicroelectronics], LIS331DL_08 Datasheet - Page 18

no-image

LIS331DL_08

Manufacturer Part Number
LIS331DL_08
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
Digital interfaces
5
5.1
18/42
Digital interfaces
The registers embedded inside the LIS331DL may be accessed through both the I
SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire
interface mode.
The serial interfaces are mapped onto the same pads. To select/exploit the I
line must be tied high (i.e connected to Vdd_IO).
Table 8.
I
The LIS331DL I
content can also be read back.
The relevant I
Table 9.
There are two signals associated with the I
DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data
to/from the interface. Both the lines are connected to Vdd_IO through a pull-up resistor
embedded inside the LIS331DL. When the bus is free both the lines are high.
The I
normal mode.
2
C serial interface
SDA/SDI/SDO
Transmitter
2
Pin name
SDO/SA0
SCL/SPC
Receiver
C interface is compliant with fast mode (400 kHz) I
Master
Term
Slave
CS
Serial interface pin description
Serial interface pin description
2
C terminology is given in the table below.
2
C is a bus slave. The I
SPI enable
I
I
SPI Serial Port Clock (SPC)
I
SPI Serial Data Input (SDI)
3-wire Interface Serial Data Output (SDO)
SPI Serial Data Output (SDO)
I
The device which sends data to the bus
The device which receives data from the bus
The device which initiates a transfer, generates clock signals and terminates a
transfer
The device addressed by the master
2
2
2
2
C/SPI mode selection (1: I
C Serial Clock (SCL)
C Serial Data (SDA)
C less significant bit of the device address (SA0)
2
C is employed to write data into registers whose
2
C bus: the serial clock line (SCL) and the Serial
2
C mode; 0: SPI enabled)
Pin description
Description
2
C standards as well as with the
2
C interface, CS
LIS331DL
2
C and

Related parts for LIS331DL_08