MSP3415G ETC, MSP3415G Datasheet - Page 13

• Manufacturer Part Number: MSP3415G
• Description: MSP 34x5G Multistandard Sound Processor Family
• Manufacturer: ETC

PRELIMINARY DATA SHEET
2.6. SCART Signal Routing
2.6.1. SCART DSP In and SCART Out Select
The SCART DSP Input Select and SCART Output
Select blocks include full matrix switching facilities. To
design a TV set with two pairs of SCART-inputs and
one pair of SCART-outputs, no external switching
hardware is required. The switches are controlled by
the ACB user register (see page 34).
2.6.2. Stand-by Mode
If the MSP 34x5G is switched off by first pulling
STANDBYQ low and then (after >1 s delay) switching
off DVSUP and AVSUP, but keeping AHVSUP
(‘Stand-by’-mode), the SCART switches maintain
their position and function. This allows the copying
from selected SCART-inputs to SCART-outputs in the
TV set’s stand-by mode.
In case of power on or starting from stand-by (switch-
ing on the DVSUP and AVSUP, RESETQ going high
2 ms later), all internal registers except the ACB regis-
ter (page 34) are reset to the default configuration (see
Table 3–5 on page 18). The reset position of the ACB
register becomes active after the first I
into the Baseband Processing part. By transmitting the
ACB register first, the reset state can be redefined.
Micronas
2
C transmission
2.7. I
The MSP 34x5G has a synchronous master/slave
input/output interface running on 32 kHz.
The interface accepts two formats:
1. I
2. I
All I
the I2S_CONFIG registers.
The I
– I2S_DA_IN1, I2S_DA_IN2:
– I2S_DA_OUT:
– I2S_CL:
– I2S_WS:
If the MSP 34x5G serves as the master on the I
interface, the clock and word strobe lines are driven by
the IC. In this mode, only 16 or 32 bits per sample can
be selected. In slave mode, these lines are input to the
IC and the MSP clock is synchronized to 576 times the
I2S_WS rate (32 kHz). NICAM operation is not possi-
ble in slave mode.
An I
page 63.
word boundaries.
I
I
I
I
sample
2
2
2
2
2
2
S_WS changes at the word boundary
S_WS changes one I
2
S serial data input: 16, 18....32 bits per sample
S serial data output: 16, 18...32 bits per sample
S serial clock
S word strobe signal defines the left and right
2
2
S options are set by means of the MODUS and
2
S timing diagram is shown in Fig. 4–28 on
S Bus Interface
S bus interface consists of five pins:
2
S-clock period before the
MSP 34x5G
2
13
S