DM9010BI DAVICOM [Davicom Semiconductor, Inc.], DM9010BI Datasheet - Page 12

no-image

DM9010BI

Manufacturer Part Number
DM9010BI
Description
Industrial-temperature 10/100 Mbps Single Chip Ethernet Controller With General Processor Interface
Manufacturer
DAVICOM [Davicom Semiconductor, Inc.]
Datasheet
5.6 10/100 PHY/Fiber
5.7 Miscellaneous
Preliminary
Version: DM9010BI--DS-P01
January 12, 2010
16,17,18,
68,69,70,
74,75,77
27,28
71,
24
25
26
29
30
31
32
33
34
35
19
48
78
79
80
36
TEST1~TEST4
PW_RST#
RXVDD18
TXVDD18
BGGND
RXGND
BGRES
TXGND
LINK_O
TEST5
GP0~6
WAKE
TXO+
TXO-
RXI+
RXI-
NC
SD
I/O,PD General I/O Ports
O,PD Cable Link Status Output. Active High
O,PD Issue a wake up signal when wake up event happens
I,PD
NC
I/O
I/O
I/O
I/O
I/O
P
P
P
P
P
I
I
I
Industrial-temperature Single Chip Ethernet Controller with General Processor Interface
Fiber-optic Signal Detect
PECL signal, which indicates whether or not the fiber-optic receive pair is
receiving valid levels
Band gap Ground, need to connect to AGND.
Band gap Pin
Internal regulator 1.8V output for TP RX
TP RX Input
TP RX Input
RX Ground
TX Ground
TP TX Output
TP TX Output
Internal regulator 1.8V output for TP TX
Operation Mode
Test 1, 2, 3, 4 = (1, 1, 0, 0) in normal application
Internal system clock source
Registers GPCR and GPR can program these pins
The GPIO0 is an output mode, and output data high at default is to power
down internal PHY and other external MII device
GP1~3 defaults are input ports, GP 0, 4~6 force to output ports.
This pin is also used as a strap pin to define whether the MII interface is a
reversed MII interface (pulled high) or a normal MII interface (not pulled
high). This pin has a pulled down resistor about 60k ohm internally.
This pin has a pulled down resistor about 60k ohm internally.
Power on Reset
Active low signal to initiate the DM9010BI
The DM9010BI is ready after 5us when this pin deasserted
NC
0: use internal 50MHz clock *(Suggestion)
1: use CLK20MO pin
DM9010BI
12

Related parts for DM9010BI