1893Y-10LFT IDT, 1893Y-10LFT Datasheet - Page 21

• Manufacturer Part Number: 1893Y-10LFT
• Description: Ethernet ICs 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER
• Manufacturer: IDT

Specifications of 1893Y-10LFT

• Rohs: yes
• Part # Aliases: ICS1893Y-10LFT

5.1.2 Specific Reset Operations
5.1.2.1
5.1.2.2
ICS1893 Rev C 6/6/00
This section discusses the following specific ways that the ICS1893 can be reset:
•
•
•
Note:
Entering Hardware Reset
Holding the active-low RESETn pin low for a minimum of five REF_IN clock cycles initiates a hardware
reset (that is, the ICS1893 enters the reset state). During reset, the ICS1893 executes the steps listed in
Section 5.1.1.1, “ Entering Reset”
Exiting Hardware Reset
After the signal on the RESETn pin transitions from a low to a high state, the ICS1893 completes in 640 ns
(that is, in 16 REF_IN clocks) steps 1 through 5, listed in
steps are completed, the Serial Management Port is ready for normal operations, but this action does not
signify the end of the reset cycle. The reset cycle completes when the transmit clock (TXCLK) and receive
clock (RXCLK) are available, which is typically 53 ms after the RESETn pin goes high. [For details on this
transition, see
Note:
1. The MAC/Repeater Interface is not available for use until the TXCLK and RXCLK are valid.
2. The Control Register bit 0.15 does not represent the status of a hardware reset. It is a self-clearing bit
Entering Power-On Reset
When power is applied to the ICS1893, it waits until the potential between VDD and VSS achieves a
minimum voltage before entering reset and executing the steps listed in
After entering reset from a power-on condition, the ICS1893 remains in reset for approximately 20 s. (For
details on this transition, see
Exiting Power-On Reset
The ICS1893 automatically exits reset and performs the same steps as for a hardware reset. (See
5.1.1.2, “ Exiting Reset”
Note:
Hardware Reset
Power-On Reset
Hardware reset (using the RESETn pin)
Power-on reset (applying power to the ICS1893)
Software reset (using Control Register bit 0.15)
ICS1893 - Release
that is used to initiate a software reset.
At the completion of a reset (either hardware, power-on, or software), the ICS1893 sets all
registers to their default values.
The only difference between a hardware reset and a power-on reset is that during a power-on
reset, the ICS1893 isolates its RESETn input pin. All other functionality is the same. As with a
hardware reset, Control Register bit 0.15 does not represent the status of a power-on reset.
Section 10.5.18, “ Reset: Hardware Reset and Power-Down”
.)
Section 10.5.17, “ Reset: Power-On Reset”
Copyright © 2000, Integrated Circuit Systems, Inc.
All rights reserved.
.
21
Section 5.1.1.2, “ Exiting Reset”
Chapter 5 Operating Modes Overview
.)
Section 5.1.1.1, “ Entering Reset”
.]
. After the first five
June, 2000
Section
.