S9S08DZ60F2MLH Freescale Semiconductor, S9S08DZ60F2MLH Datasheet - Page 112

no-image

S9S08DZ60F2MLH

Manufacturer Part Number
S9S08DZ60F2MLH
Description
8-bit Microcontrollers - MCU M74K MASK ONLY-AUTO
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S08DZ60F2MLH

Rohs
yes
Core
HCS08
Processor Series
MC9S08DZ60
Data Bus Width
8 bit
Maximum Clock Frequency
40 MHz
Program Memory Size
60 KB
Data Ram Size
4 K
On-chip Adc
Yes
Operating Supply Voltage
2.7 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S08DZ60F2MLH
Manufacturer:
Freescale
Quantity:
274
Part Number:
S9S08DZ60F2MLH
Manufacturer:
FREESCALE
Quantity:
5 928
Part Number:
S9S08DZ60F2MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08DZ60F2MLH
Manufacturer:
FREESCALE
Quantity:
5 928
Part Number:
S9S08DZ60F2MLH
Manufacturer:
QFP64
Quantity:
20 000
Part Number:
S9S08DZ60F2MLH
0
Company:
Part Number:
S9S08DZ60F2MLH
Quantity:
238
Part Number:
S9S08DZ60F2MLHR
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 6 Parallel Input/Output Control
6.5.7.3
6.5.7.4
Note: Slew rate reset default values may differ between engineering samples and final production parts. Always initialize slew
112
PTGPE[5:0]
PTGSE[5:0]
Reset:
Reset:
Field
Field
5:0
5:0
rate control to the desired value to ensure correct operation.
W
W
R
R
Internal Pull Enable for Port G Bits — Each of these control bits determines if the internal pull-up device is
enabled for the associated PTG pin. For port G pins that are configured as outputs, these bits have no effect and
the internal pull devices are disabled.
0 Internal pull-up device disabled for port G bit n.
1 Internal pull-up device enabled for port G bit n.
Output Slew Rate Enable for Port G Bits — Each of these control bits determines if the output slew rate control
is enabled for the associated PTG pin. For port G pins that are configured as inputs, these bits have no effect.
0 Output slew rate control disabled for port G bit n.
1 Output slew rate control enabled for port G bit n.
Port G Pull Enable Register (PTGPE)
0
0
Port G Slew Rate Enable Register (PTGSE)
0
0
7
7
Pull-down devices only apply when using pin interrupt functions, when
corresponding edge select and pin select functions are configured.
= Unimplemented or Reserved
= Unimplemented or Reserved
Figure 6-44. Internal Pull Enable for Port G Register (PTGPE)
Figure 6-45. Slew Rate Enable for Port G Register (PTGSE)
0
0
0
0
6
6
Table 6-42. PTGPE Register Field Descriptions
Table 6-43. PTGSE Register Field Descriptions
PTGPE5
PTGSE5
MC9S08DZ60 Series Data Sheet, Rev. 4
0
0
5
5
PTGPE4
PTGSE4
NOTE
0
0
4
4
Description
Description
PTGPE3
PTGSE3
3
0
3
0
PTGPE2
PTGSE2
0
0
2
2
PTGPE1
PTGSE1
Freescale Semiconductor
0
0
1
1
PTGPE0
PTGSE0
0
0
0
0

Related parts for S9S08DZ60F2MLH